

VLSI PARC

VERY LARGE SCALE INTEGRATION
PACIFIC ASIAN REGION CONFERENCE

15th - 17th May 1984

SOUTHERN CROSS HOTEL
MELBOURNE
AUSTRALIA

ADVANCED PROGRAMME

Organised by:

Institution of Radio and Electronic
Engineers Australia

Institute of Electrical and Electronic
Engineers Inc.

Institution of Engineers, Australia

STAMP

ADVANCE PROGRAMME

MONDAY, 14TH MAY

- 2.00 p.m. - Visits (RMIT)
- 5.00 p.m.
- 5.00 p.m. - Registration and Drinks
- 7.00 p.m.

TUESDAY, 15TH MAY

- 7.30 a.m. - Registration
- 8.30 a.m.
- 8.30 a.m. - Official Opening
- 8.50 a.m.

SESSION I:

(Chairman: Professor T. Cole, University of Sydney)

VLSI IN THE PACIFIC-ASIAN REGION

- 8.50 a.m. - Systems in silicon: concept or reality?
- 9.20 a.m. (J. Tobias, AMI)
- 9.20 a.m. - Trends and Developments of VLSI in Japan
- 9.50 a.m. (H. Mukai, NTT)
- 9.50 a.m. - Custom I.C. experience from a users perspective
- 10.10 a.m. (P. Lundsman, Teletronics)
- 10.10 a.m. - An image preprocessing chip for carcass identification in the meat industry
- 10.30 a.m. (B. K. Marlow, R. Kemp and D. C. Greager, DSIR-NZ)
- 10.30 a.m. - Morning Tea
- 11.00 a.m.

SESSION II:

(Chairman: Mr. P. Tassicker, Gerard Industries)

UNIVERSITY AND INDUSTRY

- 11.00 a.m. - University/Industry Co-operation
- 11.30 a.m. (Viswanathan, UCLA)
- 11.30 a.m. - Industry/University Co-operation in VLSI
- 11.50 a.m. (T. W. Cole, J. G. Rathmell, University of Sydney)
- 11.50 a.m. - Product oriented teaching in the VLSI era
- 12.10 p.m. (J. Butcher, Middlesex Polytechnic)

TUESDAY, 15TH MAY (Cont.)

- 12.10 p.m. - Design experience with the Dulmison 186ioc
- 12.30 p.m. (D. M. Gedy, G. R. Hellestrand and F. N. Yong, University of NSW)
- 12.30 p.m. - Lunch
- 2.00 p.m.

SESSION III:

(Chairman: Dr. D. G. Beanland, RMIT)

MICROELECTRONICS IN INDUSTRY

- 2.00 p.m. - Is GaAs ready for VLSI
- 2.30 p.m. (R. Zuleeg, McDonnell Douglas)
- 2.30 p.m. - Hybrids as an alternative technology
- 3.00 p.m. (W. Berryman, Hybrid Electronics)
- 3.00 p.m. - Chart method to predict industrial success of proposed new VLSI-based products
- 3.20 p.m. (G. J. Fagan, Siemens)
- 3.20 p.m. - Afternoon Tea
- 3.50 p.m.
- 3.50 p.m. - INDUSTRIAL PANEL SESSION
- 5.30 p.m. (Moderator: C. Meyer, AWA)
- 7.00 p.m. - RUMP SESSIONS
- 10.00 p.m.

WEDNESDAY, 16TH MAY

SESSION IV:

(Chairman: Dr. R. Potter, CSIRO)

VLSI STRUCTURES

- 8.30 a.m. - Future trends of VLSI micro-processors
- 9.00 a.m. (H. Sasaki, NEC)
- 9.00 a.m. - VLSI architecture and the monolithic nature of its technology
- 9.30 a.m. (J. C. Mudge, CSIRO)
- 9.30 a.m. - A new CMOS VLSI architecture for signal processing
- 9.50 a.m. (K. Eshraghian, A. Dickinson, J. Rockliff, G. Zyner, R. Bogner, W. Cowley, B. Davis and D. Fensom, University of Adelaide)
- 9.50 a.m. - How the world's largest I.C.'s were developed and produced
- 10.10 a.m. (NCM)

WEDNESDAY, 16TH MAY (Cont.)

- 10.10 a.m. - On the evolution of semi-personalised integration
- 10.30 a.m. (H. B. Harrison and A. Legrand, RMIT)

- 10.30 a.m. - Morning Tea
- 11.00 a.m.

- 11.00 a.m. -
- 2.00 p.m.

SOAP BOX SESSION

A VLSI hardware breakpoint generator
(K. K. Wong and K. E. Forward, Monash University)

Selection

Or

Advanced

Papers

Based

On

X'cellence

MANSIM — a timing and logic simulation tool (F. H. Payne, G. K. Egan and K. Y. Ding, RMIT)

Abstracted description and simulation of VLSI systems
(A. Dickinson and K. Eshraghian, University of Adelaide)

Overhead penalties in dynamically reconfigurable arrays of processing elements
(A. P. Clarke and W. Marwood, DRCS)

Fabrication of 2µm length polycrystalline silicon resistor having high resistance value
(Ming-Kwang Lee and Kun-Zen Cheng, ITRI-Taiwan)

Evaluation of super-buffer performance
(N. Ironmonger and M. Modra, University of Melbourne)

Experience with three phase clocking in multi-project experimental work
(K. M. Adams and S. Salom, University of Melbourne)

Stochastic modelling for profitable design of VLSI chips
(G. R. H. Bishop, University of Adelaide)

Wafer scale integration — a low cost common sense approach to VLSI
(J. Butcher, Middlesex Polytechnic)

(Continued . . .)

PROGRAMME (continued)

WEDNESDAY, 16TH MAY (Cont.)

Macro structures for silicon transistors
(K. Eshraghian, P. Evans and M. Pope, University of Adelaide)

Two designs of a two-four wire converter for applications in the telephone network
(H. B. Harrison and J. Royston, RMIT and A. Jennings, Telecom Research)

Studies in high density CMOS technologies
(K. Nannayakkara and G. Rigby, University of NSW)

CMOS array structures
(G. Smith, CSIRO)

SESSION V:
(Chairman: Dr. G. Hellestrand, University of NSW)

2.00 p.m. - Aerospace requirements for VLSI
2.30 p.m. (H. Phillips, Aerospace Corp.)

DESIGN TOOLS

2.30 p.m. - Basic computer aided layout aids
2.50 p.m. for custom and semicustom integrated circuits
(G. K. Egan, F. H. Payne, A. Legrand and R. Allesio, RMIT)

2.50 p.m. - An algorithm for the correct inter-
3.10 p.m. connection of VLSI-level macrocells
(C. Watson, CSIRO)

3.10 p.m. - Automatic routing for VLSI
3.30 p.m. circuits
(A. Legrand, RMIT)

3.30 p.m. - Afternoon Tea
4.00 p.m.

SESSION VI:
(Chairman: Professor G. Rigby, University of NSW)

4.00 p.m. - Fine geometry devices
4.30 p.m. (G. Sai-Halasz, IBM)

TESTING

4.30 p.m. - High reliability DC parameter
4.50 p.m. measurement techniques
(T. Shimura, HP-Yokogawa)

WEDNESDAY, 16TH MAY (Cont.)

4.50 p.m. - The detection of physical failures
5.10 p.m. in VLSI chips
(P. Maxwell, University of NSW)

5.10 p.m. - The use of marginal voltage analysis
5.30 p.m. as a screening tool for ic reliability
(J. Thompson, Telecom Research)

7.00 p.m. - **SPECIAL CONFERENCE**
11.00 p.m. **FUNCTION**

THURSDAY, 17TH MAY

SESSION VII:
(Chairman: Dr. G. Price, Telecom Research Laboratories)

TECHNOLOGY

8.30 a.m. - Advances in technology for VLSI
9.00 a.m. fabrication
(T. Shibata, Toshiba)

9.00 a.m. - Thermally nitrided SiO₂ (Nitroxide)
9.20 a.m. for VLSI technology
(Chin-Tang Chen, Chun-Yen Chang, National Cheng Kung University and Chih-Hsiung Chen, Chuen-Nan Chen and Ming Kwang Lee ITRI, Taiwan)

9.20 a.m. - VLSI interconnection: The emerg-
9.40 a.m. ing problem
(M. R. Haskard, A. M. Marriage and J. T. Bannigan, SAIT)

9.40 a.m. - Technological implications of
10.10 a.m. research developments in materials processing
(J. Williams, RMIT)

10.10 a.m. - Morning Tea
10.40 a.m.

SESSION VIII:
(Chairman: Dr. W. Berryman, Hybrid Electronics)

ANALOGUE DESIGN

10.40 a.m. - Low voltage analogue MOS
11.10 a.m. (G. Rigby, University of NSW)

11.10 a.m. - A library of analogue cells for the
11.30 a.m. system designer
(M. R. Haskard and I. C. May SAIT)

THURSDAY, 17TH MAY (Cont.)

11.30 a.m. - Charge transfer devices in nMOS
11.50 a.m. (P. Henderson, University of Sydney)

11.50 a.m. - A tuneable CMOS switched
12.10 p.m. capacitor filter
(G. A. Rigby, W. H. Holmes and C. K. Phuah, University of NSW)

12.10 p.m. - The development of a custom LSI
12.30 p.m. CMOS chip for a cochlear implant
(H. McDermott, University of Melbourne)

12.30 p.m. - Lunch
2.00 p.m.

SESSION IX:
(Chairman: Dr. C. Mudge, CSIRO)

2.00 p.m. - VLSI at ISE — the design environ-
2.20 p.m. ment
(A. Dunn, University of Sydney)

2.20 p.m. - An image processing computer
2.40 p.m. (P. Nickolls, University of Sydney)

2.40 p.m. - Systolic back projection
3.00 p.m. (D. Skellern, University of Sydney)

3.00 p.m. - A chip design for Chinese speech
3.20 p.m. to text synthesis
(Ke-Cheng Zhou and T. W. Cole, University of Sydney)

3.20 p.m. - Official Closing
3.30 p.m.