

LABORATORY FOR CONCURRENT COMPUTING SYSTEMS

COMPUTER SYSTEMS ENGINEERING School of Electrical Engineering Swinburne Institute of Technology John Street, Hawthorn 3122, Victoria, Australia.

Pipelining and the Δ Throttle

Technical Report 31-007

G.K. Egan

Computer Systems Engineering School of Electrical Engineering Swinburne Institute of Technology, P.O. Box 218, Hawthorn, 3122, Australia.

Abstract:

Conventional wisdom was that the amount of exploitable concurrency in applications is limited and as a consequence dynamic dataflow architectures were developed which fully unravelled all available concurrency; this wisdom was based on analysis of FORTRAN codes and the small model benchmark codes used for performance analysis. These architectures are now faced with serious problems of throttling real applications which in general have a surfeit of concurrency. Even with throttling a penalty is paid for the tag manipulation primitives, necessary in dynamic architectures, which caused the excess of concurrency. The CSIRAC II architecture at compile time generates dynamic unravelling code where necessary, principally in outer loops, and pipelined code in a static queued model where full unravelling is not required. This is coupled with a run time throttling scheme which permits rapid buildup of machine load when recovering from near sequential execution regions while damping load as the machine reachs capacity.