

Data-Flow Processing Element

design manual (1982)

M.W. Rawling and E.A. Zuk

Contents

1.	Introduction
1.1	Structure of the Processing Element
1.2	Choice of CPU
1.3	Specifications
1.4	Referrences
2.	Circuit Description and Operation
2.1	Refresh Timing
2.2	Clock Generation
2.3	Reset and Halt
2.4	Memory Decoding
2.5	Ram/Rom Arbitration
2.6	Floating Point Operations
2.7	Dynamic Memory Description
2.8	Parity Circuitry
2.9	Ports
2.9.1	Status Output
2.9.2	Command Input
2.9.3	Internal Status Reading
2.9.4	Internal Control Ports
2.9.4.1	Interrupt Masks
2.9.4.2	Fifo Resets
2.9.4.3	Enabling Rom
2.9.4.4	FPU Reset
2.9.4.5	FPU Service Acknowledge
2.10	Fifo Circuits
2.10.1	Input Fifo Description
2.10.2	Pipe Fifo Queue
2.10.3	Local Fifo Queue
2.10.4	Output Fifo Queue
2.11	Interrupt Structure
2.12	Data Acknowledgement
2.13	Socket Wiring Details
3.	S100 Interface
3.1	Circuit Description
3.1.1	Memory Decoding
3.1.2	Giving Commands
3.1.3	Reading Data-flow Status
3.1.4	Writing to Input Queue
3.1.5	Reading From Output Queue
3.1.6	Internal Status Register
3.2	Power Supply
4.	Hardware
4.1	S100 Interface Hardware (Component Layout)
4.2	Main Board Layout
4.3	Component Listing and Availability

Software model	5.1
CPU N° 1	5.1.1
CPU N° 2	5.1.2
Interrupt Structure	5.2
Token Format	5.3
Special Tokens	5.3.1
Types of Nodes	5.3.2
CPU N° 1 Task	5.4
Background Tasks	5.4.1
Memory management	5.4.2
CPU N° 2 Task	5.5

1. Introduction

This document describes in detail the design of a data-flow processing element based on the Fast Processing Element Structure proposed in reference 1.

It is not the intention of this design manual to explain the data-flow system in any great detail, but rather the design of a processing element ideally suited to implement that system. Further information on the data-flow concept is available from references 1,2,3.

1.1 Structure of the Processing Element

The ideal fast structure proposed in (1) is not really suited to discrete design techniques such as are used in this design. As a result, the structure was altered slightly to that shown in figure 1.1.

As can be seen from figure 1.1, the element has been broken up into three sections; CPU1, CPU2 and four hardware fifo queues. An S100 interface board was also designed and built.

In the original proposed fast element, the units or small blocks shown in figure 1.1 were all specialised hardware devices. In the design, the hardware blocks have been replaced by software operations, except for the fifo queues and the floating point unit.

1.2 Choice of CPU

The CPU must be very fast to replace all of the hardware units. In addition, speed greatly depends upon the rate at which data can be passed within the unit, a wide data path is therefore very desirable.




FIG 1.1 Data-Flow Processing Element Structure

The choice is thus quickly narrowed down to one of the modern 16 bit microprocessors. The Motorola MC68000 is without doubt the fastest and most flexible of these. Apart from speed, its most desirable features are probably ease of interfacing (asynchronous bus) and large, linear address range.

1.3 Specifications

The only real specification imposed on the design is that it must implement the data-flow model. However in designing the processing element, every effort has been made to make it as advanced and flexible as possible, with the intentions of using it for the basis of future projects and study into the data-flow concept. As an example, the element is designed to be entirely interrupt driven, however hardware facilities are provided that allow fully polled operation. The unit can handle floating point data also using an Am9511 arithmetic processing unit. On board ram is directly expandable to 512 Mbytes.

1.4 References

(1) FLO: A Decentralised Data-flow System, Part 1 of 2

G.K. Egan and C.P. Richardson, Manchester Uni. 1979

(2) ibid. Part 2 of 2

(3) A User's Manual to DLL

C.P. Richardson and G.K. Egan, Manchester Uni. 1980

2. Circuit Description and Operation

Section 2 describes the processing element in detail, giving all circuit diagrams, operating instructions, etc..

Much of the information necessary for operating the element is contained in the data sheets of many of the chips used in the design. Correspondingly, many of the relevant data sheets are included in this manual for the reader's reference.

2.1 Refresh Timing

Fig. 2.1.1 shows the circuit used to generate refresh requests at 2 ms intervals. An asynchronous refresh request can be software initiated by writing to port 6 (\$FFFF06) for CPU1 and by reading at port 1 (\$FFFF01) for CPU2; in each case the data involved is irrelevant.

2.2 Clock Generation

Fig. 2.2.1 shows the circuit used to generate symmetrical 4 and 8 MHz clocks. The former is only used for the Am9511 floating point unit controlled by CPU2, whilst the 8 MHz clock is used for all other clocks in the circuit, in particular for CPU1 and CPU2.

2.3 Reset and Halt

Fig. 2.3.1 shows the reset/halt circuit. Two push button switches (PB1 and PB2) are used to manually reset or halt the processing element respectively. Resets and halts can also be software initiated by either CPU, but the entire processing element will react since there is only one reset path and only one halt path.

Provision has been made for a system reset signal, i.e., an external reset input. The prototype PCB has system reset tied high through a fine link which is easily cut if the system reset facility is required in the future. The main foreseeable use of this input is to reset a data-flow machine comprising of a number of processing elements.

Note that any reset also forces a halt as is required by the 68000 CPUs.




Fig. 2.1.1 Refresh Timer




Fig. 2.2.1 Clock Generation




Fig. 2.3.1 Reset and Halt Circuit

The monostable is used to provide a debounce circuit for the halt push button.

2.4 Memory Decoding

Fig. 2.4.1 shows the memory decoding circuit. The circuit is identical for each CPU. A 'memory address' is indicated by A20-23 being low which generates the MAD signal. This effectively allows for 2^{20} bytes of memory (or $\frac{1}{2}$ Mword), although at the moment the circuit can only accept $\frac{1}{4}$ Mword, using 256 K dynamic rams.

Port Address.L is true whenever A 8-23 are high and A4-7 are low. This gives a total of eight 16 bit ports in the address range \$FFFF00 - \$FFFF0F, where A0 indicates either the upper or lower byte. The port access signals are verified by the address strobe. 16 port access signals are generated being eight read/write ports.

Table 2.4.1 shows the current port allocations. Not all ports are presently used thus allowing the addition of extra peripherals, although the data acknowledge signal also needs to be generated for any additional ports. (ram \$0-\$07FFFF (512k) rom \$0-\$0000/FF (2k))

F. 4

2.5 RAM/ROM Arbitration

The memory address signal MAD refers to both Ram and Rom addresses. However, when a reset is generated, the Eeprom.L signal goes true and enables Rom (fig. 2.5.1). The Eeprom read.L signal provides a data acknowledge for eeprom reads and is also used in the ram circuit to inhibit ram cycles when a read is being done. Ram can be written to




Fig. 2.4.1 Memory Decoding

PORT	R/W	ADDRESS	CPU	IMPLEMENTATION
0	R	\$FFFF00	1	Not used
	W		2	" "
1	R	\$FFFF02	1	Not used
	W		2	Initiate burst refresh Write token to local queue
2	R	\$FFFF04	1	Port read
	W		2	Port write Not used " "
3	R	\$FFFF06	1	Not used
	W		2	" " " " " "
4	R	\$FFFF08	1	Not used
	W		2	Port read Port write
5	R	\$FFFF0A	1	Not used
	W		2	" " " " " "
6	R	\$FFFF0C	1	Read token from input queue
	W	\$FFFF0D	2	Initiate burst refresh Pop data byte (9511) Push data byte(9511)
7	R	\$FFFF0E	1	Read token from local queue
	W	\$FFFF0F	2	Write token to pipe queue Read FPU status Enter FPU command

Table 2.4.1 Port Allocations (FPU uses byte addresses)

at any time. System initialisation should be performed by copying rom to ram and then inhibiting rom (control signals are discussed in the Port Read/Port Write sections). Note that Eeprom read.L is verified by address strobe but Eeprom read.H (the same signal) is not! However there will be no spurious data acknowledge signals from the ram circuit due to this apparent anomaly since the DTACK circuit is designed to suppress data acknowledge when the address strobe is false. Also note that the ram will not be spuriously accessed since address strobe is needed before a QAS signal is generated.

2.6 Floating Point Operations

The computation processor, CPU2, accesses the Am9511 floating point unit through two of the memory mapped I/O ports described in the memory decoding section. The eight bit FPU data register is interfaced to the lower data bus of CPU2 (D0-D7), hence this unit should be accessed with byte size data (although word size transfers can be used).

Table 2.6.1 shows how to access the FPU.

PORT	R/W	ADDRESS	COMMAND
6	W	\$FFF0D	Push Data Byte
6	R	" "	Pop Data Byte
7	W	\$FFF0F	Enter Command Byte
7	R	" "	Read FPU Status

Table 2.6.1 Accessing the FPU

For details of data formats, commands, etc., see the 9511 data sheets enclosed in this document. Fig. 2.6.1 shows the FPU circuit.




Fig. 2.5.1 Eeprom Circuit




Fig. 2.6.1 Floating Point Unit Circuit

2.7 Dynamic Memory Description

Fig. 2.7.1 shows the DRAM arrangement. 150 nsec devices must be used for correct operation. Special ram driver chips, Am2966, are used to eliminate overshoot and undershoot on the ram data lines. The dynamic memory controller used, National DP8409, provides similar buffering on all of its outputs. The 22 ohm resistors are used to interface LS and S TTL devices to the rams, i.e., CAS and parity bits. Notice that the ram address signal RAD is not verified by the address strobe, but this is no problem since no CAS signal will arrive without the address strobe having been active and no data acknowledge will result since it is suppressed when address strobe is false.

The ram circuit is directly compatible with the newer 256k chips since the DP8409 has nine address outputs; the PCB will directly accept 256k chips.

The prototype ram array is 64k x 18 bits, where two bits are used for byte parity. Odd parity is used (9 bits).

2.8 Parity Circuitry

Fig. 2.8.1 gives details of the parity circuit. In the event of a parity error, a bus error is generated on the following cycle allowing the appropriate error recovery to take place. Due to certain features of the 63000 processor, certain 'tricks' can be used to find the error address; see software.

Parity errors are inhibited during reset to prevent spurious errors. The circuit uses 74S290 devices to generate and check parity for all




Fig. 2.7.1 Dynamic Memory Interface




Fig. 2.8.1 Dynamic Memory Parity Generator/Checker Circuit

DRAM accesses.

For a 256 kbyte system like the prototype machine, the mean time to fail is 832 days for soft errors (alpha induced), and considerably longer for hard errors; refer to Advanced Micro Devices memory support handbook for further details.

2.9 Ports

Fig. 2.9.1 shows the port details for CPU1 and fig. 2.9.2 shows the details for CPU2. There are two eight bit ports for each CPU. Table 2.4.1 shows the word addresses of the ports but the eight bit ports are to be used separately and independently, so that only byte transfers should be used. The address of the high data port is as shown in the table whilst the address of the low data port is one higher ($A_0=1$), as explained, byte transfers should be used in each case. Thus there are four ports effectively for each CPU described as port write/read higher/lower (PWH, PWL, PRH, PRL), as shown in figures 2.9.1 and 2.9.2. These figures also show the allocation of each data bit for use in the ports, for example, to establish any of the interrupt masks first observe that they are active low, the appropriate bit can be set low and the port rewritten (PWM). Further discussion of the ports follows.

2.9.1 Status Output (PWL)

Status information can be made available externally through the external status ports at address \$FFFF05 or \$FFFF09.

The eight bit status information is transferred from the low data bus into a latch at the address \$FFFF05 for CPU1 and \$FFFF09 for CPU2. The latch signal is made external through sockets SK2 and SK3 so that external devices can sample the signal and detect when status information has been made available.

The proposed use of the status ports is for sending information external to the processing element but at the same time bypassing the output queue, thus minimising the interference to data flow. Such information could typically be run time statistics, etc..

2.9.2 Command Input

Together with the status output, PWL, there is provision for an external command input. Commands are read by issuing a PRL sequence, the addresses are \$FFFF05 for CPU1 and \$FFFF09 for CPU2.

Commands are assembled on bits C0-C7 and a Command WR.L signal is generated. This signal is treated as a non-maskable interrupt by the processing element which is programmed to immediately read the command. To ensure that commands do not 'overrun', the command read signal can be monitored by the commanding device since this signal is made accessible through sockets SK2 and SK3.

2.9.3 Internal Status Reading

CPU1 has access to the FIFO status lines, full, $\frac{1}{2}$ full and empty, of the input, pipe and local queues. CPU2 has access to pipe, local, output statuses. The internal status is read with a port read high

PMI access, the addresses are \$FFFF04 for CPU1 and \$FFFF08 for CPU2.

The information returned on bits D3-D15 is detailed in figures 2.9.1 and 2.9.2. Together with the interrupt masks available in the internal control ports, PMH, the status ports can be used to allow the processing element to operate in a polled mode as opposed to its normal completely interrupt driven operation mode.

A half full signal is not available for the pipe, local and output fifos since they are 2k words long and the half full signal, specified for a 4k fifo is thus used as the full signal for these fifos. The input fifo is 4k long (allowing greater buffering on the input) and has empty, full and half full signals all operational.

2.9.4 Internal Control Ports

The internal control ports serve a dual purpose in that they provide control over device resets, interrupt masks, etc. and are also cleared by an element reset. The data bits associated with these ports are generally active low since a reset clears the outputs to this level.

2.9.4.1 Interrupt Masks

The four interrupt masks provided for each CPU can be used to inhibit certain fifo interrupt requests, thus allowing polled operation for these fifos, this significantly increases software flexibility. As pointed out the masks are active low and are thus active immediately following an element reset. To enable the interrupts, the masks must be negated following a reset. Further discussion is given in the interrupt section.

2.9.4.2 Fifo Resets

The fifo resets are active low, so that an element reset will result in the fifos also being reset.

CPU1 has reset control over the input and pipe fifos whilst CPU2 can reset the local and output fifos. Resetting the fifos effectively clears the corresponding queues. Ofcourse the fifos may be reset at any time by writing the appropriate data to the control ports, so that a system reset need not be generated to clear any of the fifo queues.

In general, the fifos are reset by the CPU that writes to them, the only exception to this is the input fifo which is reset by CPU1 even though it only reads the input queue. For an external device to clear the input queue, a command must be sent to CPU1 to have it clear the queue; such a command could actually be passed through the input queue if so desired, but is much more likely to be sent through the command port.

Note that one signal is used to reset both local and output fifos connected to CPU2 and thus these fifos must be reset together.

2.9.4.3 Enabling ROM

Eeprom.L is the active low signal used to enable rom. This signal is asserted when an element is reset for both CPUs and can also be controlled individually by each CPU. Rom is only ever active for read accesses so that ram can always be written to but read from only when Eeprom.L is negated.






Fig. 2.9.1 CPU1 Port Details a) Port Write

b) Port Read



Port Write High (PWH2)
(\$FFFF08)



Port Read High (PRH2)
(\$FFFF08)

Port Read Low (PRL2)
(\$FFFF09)

Fig. 2.9.2 CPU2 Port Details a) Port Write

b) Port Read

It is anticipated that rom will be copied to ram and then disabled upon system initialisation.

2.9.4.4 FPU Reset

The floating point unit is also reset by an element reset, i.e., it is also an active low signal at the control port (an inverter is used to make it active high as required by the 9511 device). This signal is only relevant to CPU2.

2.9.4.5 FPU Service Acknowledge

Svack is made active high at the control port so that it is negated upon an element reset. In this case an inverter is again used but this time to convert the active high signal to active low. Refer to fig.2.9.2 for the data pin assignments for this signal, D14.

2.10 FIFO Circuits

2.10.1 Input FIFO description

Fig. 2.10.1 shows the input fifo circuit. Note that the write is delayed through two inverters to meet ram set-up requirements. The input queue is 4k x 16 bits and is used to pass tokens into the processing element. A Signetics 8X60 is used as the fifo ram controller, which generates all the ram interface signals needed to operate the ram as first-in first-out memory.

The data input and output buses are isolated by the 74LS245 buffers to prevent contentions on the data buses allowing fully asynchronous operation of input and output devices.

The FRC chip provides empty, $\frac{1}{2}$ full and full status signals which are used extensively as interrupts within the processing element. For example, if the input queue becomes full whilst the local queue is being read from, then an interrupt will be issued and the appropriate action taken; in this case the input queue could be read into ram temporarily. The empty signal is most important as it is the only way of telling if there is data waiting to be collected from a queue.

The input fifo must also provide a handshake signal to the external device writing tokens to the queue. This is achieved using the Fifo write.L signal generated by the FRC. The handshake sequence proceeds as follows:-

A token to be written to the input queue is assembled on the 16 input lines. A shift in request is issued to the processing element board, in particular to the input fifo ram controller. This signal will eventually result in the FRC generating a write signal to the ram, but this signal can be significantly delayed if a shift-out operation is already in progress. The FRC has the ability to stack up commands in this manner (see the SK60 specs for further details). Upon receiving the write handshake, the external device must remove the shift-in request and the sequence is complete.

CPUL can read from the input queue by reading a word from address \$FFFF0C as shown in table 2.4.1. In this case the transaction is completed upon receipt of the ram read signal which is used in the data acknowledge circuit.

2.10




Fig.2.10.1 Input FIFO Circuit

CPU1 can reset the input fifo by asserting (clearing) bit 6 in the internal control port at address \$FFFF04.

2.10.2. Pipe Fifo Queue

The pipe fifo carries tokens from CPU1 to CPU2. The circuit is given in fig. 2.10.2. The main peculiarity of this circuit is that the $\frac{1}{2}$ full signal is actually treated as a full signal since the fifo is set up for 4k but only uses 2k (words) of ram.

CPU1 writes to this queue at address \$FFFF0E and CPU2 reads the tokens from address \$FFFF00. Again the write and read signals from the FRC are used in the data acknowledge circuits of CPU1 and CPU2 respectively.

CPU1 can reset the pipe queue by asserting bit5 in the control port at address \$FFFF04.

2.10.3 Local Fifo Queue

The local queue is identical to the pipe queue except that tokens are passed from CPU2 to CPU1. CPU2 can reset the local queue by asserting bit6 in the control port at address \$FFF08. CPU1 reads the local queue at address \$FFFF0E and CPU2 writes to the queue at address \$FFF02.

2.10.4 Output Fifo Queue

CPU2 writes tokens to the output queue at address \$FFF00 and can reset the FRC by asserting bit6 in the control port at address \$FFF08.

2.10




Fig.2.10.2 Pipe, Local and Output FIFO Circuit

X=0 1 2

A handshake sequence is used at the output very similar to that used at the input. In this case, the external device generates a shift-out request to the output FRC which will eventually respond with a ram read signal which is used as the handshake by the requesting device. Fig. 2.10.2 shows the circuit for the output fifo.

Note that the fifo status signals full and empty are made available externally for both the input and output fifos.

2.11 Interrupt Structure

Figure 2.11.1 shows the interrupt generation circuit for both CPU1 and CPU2.

Note that interrupt level 0 gives no interrupt and level 7 gives a non-maskable interrupt. The masks are active low and can inhibit interrupts as explained in section 2.9.4.1. Ofcourse the overall interrupt level is determined by software and previous interrupts in the usual manner. The 74LS143 interfaces directly to the MC68000 cpu, and is used to priority encode interrupt requests. The command signals generate non-maskable interrupts as explained in section 2.9.2.

CPU1 gives greatest priority to the local queue and so this is assigned to level 6 (local empty). Similar reasoning has led to the remaining interrupt levels being assigned as shown.

Figure 2.11.2 shows the interrupt acknowledge and vector number acquisition circuit. The vector numbers used are the MC68000 auto-vectors although auto-vectoring is not used. This is achieved by reading in A1, A2, A3 as shown, which gives vector numbers from \$19 to \$1E.




Fig.2.11.1 Interrupt Circuit with Priority Details




Fig.2.11.2 Interrupt Acknowledge and Vectoring

2.12 Data Acknowledgement

Fig. 2.12.1,2 show the DTACK circuit for CPU1,2. The flip flops are used to generate wait states where appropriate. Note that DTACK is suppressed when the address strobe is false by presetting the flip flops. This prevents spurious DTACK signals from arising and also ensures that DTACK is negated after the address strobe goes false in a normal cycle.

2.13 Socket Wiring

The wiring of the on board interface sockets is shown in fig. 2.13.1.




Fig. CPU1 Data Acknowledge (DTACK) Circuit




Fig. CPU2 Data Acknowledge (DTACK) Circuit




Fig. 2.13.1 Signal Connections to Interface Sockets

3. S100 Interface

A wire-wrap board was built to interface the prototype processing element to the S100 bus. This allows the unit to be controlled and monitored for study purposes with the very convenient and well known CPM/Z80 system, although any S100 system can be used.

The circuit provides a good illustration of how the various hand-shakes are operated and of general device interfacing.

3.1 Circuit Description

The circuit diagram of the S100 interface is shown in figure 3.1.1.

3.1.1 Memory Decoding

Address lines A3-A15 are decoded by U1, U2 and U10. These addresses must correspond to that set on the switch banks. Note that the device is memory mapped. A0-A2 are decoded to give the operations defined in table 3.1.1.

3.1.2 Giving Commands

CPU1 is commanded by writing to address Base + 4 where Base is given by A3-A15. CPU2 is sent a command by writing to address Base + 5. Such actions will set U9 generating a non-maskable interrupt in the processing element. U9 remains set until the command is read by the data-flow element. Alternatively, U9 can be cleared by any access to addresses Base + 0 for CPU1 and Base + 1 for CPU2. An internal status bit is set whenever a command is pending.

3.1





Fig. 3.1.1 S100 Interface Circuit



3.1

ADDRESS A2 A1 A0	R/W	OPERATION
0 0 0	R	status1 read, clear command1 interrupt
	W	command1 write with no interrupt
0 0 1	R	status2 read, clear command2 interrupt
	W	command2 write with no interrupt
0 1 0	R	read output fifo, word transfer
	W	latch lower byte for input fifo
0 1 1	R	read higher byte from latch
	W	write to input fifo, word transfer
1 0 0	R	status1 read, set command1 interrupt
	W	command1 write with interrupt
1 0 1	R	status2 read, set command2 interrupt
	W	command2 write with interrupt
1 1 X	R	read status information
	W	no action

Table 3.1.1 S100 Interface Operations

3.1.3 Reading Data-flow Status

Status1 is read by reading from address Base + 0 (clearing command1) or Base + 4 (setting command1). Status2 is the same with the addresses incremented by one.

3.1.4 Writing to Input Queue

A sixteen bit word must be assembled in two stages from the eight bit S100 bus. This is achieved by writing the LOWER byte to address Base + 2 which latches the byte. The sixteen bit transfer is completed by writing the HIGHER byte to address Base + 3 which then transfers the entire sixteen bit word or token to the input queue. U10 and U12 are used to implement the handshake by inserting wait states until the token has been written into the input queue.

3.1.5 Reading from Output Queue

A sixteen bit word must be read in two stages by the S100 system, but can be transferred from the output queue in one stage in a manner similar to the writing of an input word discussed above. The sixteen bits are transferred to the interface board by reading from address Base + 2. At the same time, the LOWER byte goes to the S100 bus whilst the HIGHER byte is latched into U5. To read the HIGHER byte from U5 a read access is made to address Base + 5.

3.1.6 Internal Status Register

An internal status register is maintained that contains information

shown in table 3.1.6.

The status information is accessed by reading from address Base + 6 or Base + 7. A write to either of these addresses has no effect.

BIT	INFORMATION (When Set)
D0	Command1 Pending
D1	Command2 Pending
D2	Input Fifo Empty
D3	Input Fifo Full
D4	Status1 Available
D5	Status2 Available
D6	Output Fifo Empty
D7	Output Fifo Full

Table 3.1.6 Status Information

NB. Reading status1 or status2 clears bits 4, 5.

3.2 Power Supply

The interface board provides regulated 5v and 12 v supplies to itself and to the processing element.

4. Hardware

4.1 S100 Interface Hardware

Figure 4.1.1 shows the board layout for the S100 interface. This board has been constructed using wire-wrap. Socket numbers and pin assignments correspond to those on the main processing element board.




Fig. 4.1.1 S100 Interface parts placement

AM9511(4)

374

155

151

12v5v On

10u

245

515

10u

245

322

N86E

U318

156K

324

6116-P3

U327

245

333

08

154

11

153

74

152

148

149

00

147

273

0

146

245

0

145

245

0

144

+ 10u

10K

10K

245

0

131

245

0

132

6116-P3

U326

245

0

333

N86E

U315

545

0

313

6116-P3

U316

245

0

314

U317

245

0

301

MC68000

CPU2

U101

30

0

133

7425

0

134

2716

0

137

2716

0

138

10u

+

245

0

303

745

0

301

56R

0

301

91

0

135

91

0

136

75

0

129

00

0

130

5280

0

131

373

0

132

10u

+

245

0

304

245

0

302

U307

10u

+

245

0

303

10u

+

245

74

0

125

32

0

126

5280

0

127

73

0

128

AM5966

U121

10u

+

245

0

127

AM2966

U122

10u

+

245

0

128

0

BP8409

582

0

123

555

0

124

4x22K

0

125

4x22K

0

126

4x22K

0

127

4165

0

128

4160

0

118

4164

0

106

4168

0

107

4169

0

108

4162

0

109

4163

0

110

4164

0

111

4165

0

112

4166

0

113

4167

0

114

4168

0

115

4169

0

116

U102

4x6u

0

C3

4160

0

104

4161

0

105

4162

0

106

4163

0

107

4164

0

108

4165

0

109

4166

0

110

4167

0

111

4168

0

112

4169

0

113

4160

0

114

4161

0

115

4162

0

116

4163

0

117

4164

0

118

4165

0

119

4166

0

120




Figure 4.2 Main Board Layout

5.1

5.1 SOFTWARE MODEL.

The software is based upon a model of the element. The model is slightly different for both CPUs. The elements in the model are the CPU, memory eprom and the I/O ports.

5.1.1 CPU N° 1

INQ ; The input FIFO from the communications structure.

LOCALQ : the input FIFO from the 2nd CPU.

PIPE : the output fifo to the 2nd CPU.

REFRESH : WRITE address that causes a burst refresh of RAM.

STATOUT : output port.

STATUS : output byte containing the current status of CPU.

CONTROL : byte controlling the hardware -

reset the INQ FIFO

reset the PIPE FIFO

EPROM mapped in or out.

4 bit interrupt mask.

STATIN : input port.

INPUT : input byte to CPU.

STATE : the state of the hardware . -

which FIFOs are empty

which FIFOs are full

The total system is interrupt driven. Action taken by the CPU depends upon which interrupts are active. Interrupts from highest to lowest priority are:

- NMI

LOCALQ empty (maskable)

INQ empty (maskable)

PIPE full (maskable)

LOCALQ full (maskable)


INQ full

PIPE empty

5.1.1

CPU #1 MODEL

ADDRESS hex	NAME
000000	RAM / EPROM
000FFF	END EPROM
01FFF	END RAM
FFFF04 rd	STATIN
FFFF04 wr	STATOUT
FFFF0C rd	INQ
FFFF0C wr	REFRESH
FFFF0E rd	LOCALQ
FFFF0E wr	PIPE



5.1.2

5.1.2 CPU N°2

LOCALQ : the output FIFO to the first CPU.

PIPE : the input FIFO from the first CPU.

OUTQ : the output FIFO to the communications structure.

REFRESH : READ address that causes a burst refresh of RAM.

STATOUT : output port.

STATUS : output byte containing current status of CPU .

CONTROL : Byte controlling the hardware -

SVACK to 9511

reset 9511

reset the OUTQ & LOCAL FIFOs

EPROM mapped in or out

4 bit interrupt mask.

STATIN : input port.

INPUT : input byte to CPU

STATE : state of the hardware -

which FIFOs are empty

which FIFOs are full

9511 requests service

9511 completed operation

9511DATA : PUSH /POP data on 9511 stack

9511port : read status /enter command to 9511

Interrupts from highest to lowest priority are:

NMI

9511 request

PIPE full (maskable)

PIPE empty (maskable)

OUTQ full (maskable)

LOCALQ full (maskable)

LOCALQ empty

CPU #2 MODEL

ADDRESS HEX	NAME	MS 6 bit	LS 6 bit
000000	RAM/EPROM		
000FFF	END EPROM		
01FFFF	END RAM		
FFFF00 rd	PIPE	PIPE FIFO DATA	
FFFF00 wr	LOCALQ	LOCAL FIFO DATA	
FFFF02 rd	REFRESH	ADDRESS => REFRESH DATA = FFFF	
FFFF02 wr	OUTQ	OUTPUT FIFO DATA	
FFFF08 rd	STATIN	STATE	INPUT
FFFF08 wr	STATOUT	CONTROL	OUTPUT
FFFF0E rd	9511 DATA	RESET SWACK DATA & CMD	FLASH INTERRUPT PIPE FULL LOCAL ZONE PIPE FULL AUTO
FFFF0E wr	"		FF
FFFF0F rd	9511 PORT		9511 POP DATA
FFFF0F wr	"		FF
			9511 PUSH DATA
			FF
			9511 READ STATUS
			FF
			9511 ENTER COMMAND

5.2


5.2 INTERRUPT STRUCTURE.

The 68000 provides for seven levels of interrupts. Of the seven one is NON-MASKABLE and causes an interrupt every time the line is asserted. The hardware is organised so that only seven interrupts can be produced. Each interrupt has its own level as indicated in the software model. The NONMASKABLE interrupt can be produced off the board , it is design to help with the handshaking during data exchange / interrogation. This interrupt is normally associated with the INPUT port.

Most causes of interrupts are external events. (The input queue empty for example) While the interrupt is being processed, it and any lower interrupt is masked by the 68000. To allow lower priority interrupts to be effective, some interrupts are hardware maskable. This allows the 68000 to lower its priority again after recognising which interrupt conditions are present.

The software is designed so that the CPU tries to perform the main loop continuously. Interrupts break into this loop when this is not possible or a section needs attention. Using this procedure we minimize the amount of time spent on polling FIFO status, the program automatically proceeds with the most important task & the main loop need not consider what the hardware status is.

5.3 Token Format.



The format of the token begins with a 16 bit element number. This is used by the communications structure to address the correct element. Element numbers are sent to the output FIFO, but as they are "consumed" BY the communications structure, do not pass to input FIFOs.

The first word read in from FIFOs contains information about which node the token is destined for, which input of a 2 input node it is to enter and if a copy number is present.

If the token is going to a node in a sub-graph the copy number follows. The type and length of data proceeds the data.

To check the integrity of the token a ZERO word ends the token. This word is not counted when computing the length of the data. The ZERO word ensure that we have proper token boundaries in the fifos . A better technique is to send a 16 bit checksum, this is not incorporated in the program. (The reason is to keep the program simple at first to allow debugging. A zero word gives quick and easy test for token boundaries, which is useful when checking FIFOs manually.)

5.3.1


The following table outlines the types of data that may be present in a token.

<u>TYPE</u>	<u>DESCRIPTION</u>
00	real number (32 bits 9511 format)
01	integer, 2's complement 16 bits
02	integer, 2's complement 32 bits
03	bit string
04	character string
05	copy number
06	occurrence
07	link destination
08	destination
09	error (don't know)
10	stream
-	
14	node (a node description)
15	program (used for loading programs directly to RAM)


5.3.1 Special tokens.

Node descriptions and program type of data is structured as shown in the next diagram . The diagram shows the token from the type/ length of data word. Note that for the program node , that when the load address is equal to zero this means that the code is relocatable. Also the program node allows program lengths of up to 4kbytes, this in practice should be less than 4 kBytes to ensure that the WHOLE token will fit in the input FIFO.

NODE TOKEN



PROGRAM TOKEN



5.3.2 Types of Nodes.

The list of node functions is given below. They are presented in sequential order. i.e. type 0 = duplicate ; 1 = add

Duplicate	Add	Subtract	Multiply
DVD	DIV	NEG	ARG
RET	ENT	SWI	PIT
PIF	PIP	PRS	MOD
EXP	LNE	ABS	SIN
COS	TAN	ATN	
SQT	AND	OR	IMP
EQV	NQV	NOT	TSB
STB	CLB	EQ	LT
LE	GT	GE	NE
SUC	PRE	BRA	UNB
ORD	CHR	RND	TRN
FLT	STORAGE	CPT	DEC
D	STD	YLC	STC

For a more detailed description of the nodes refer to "FLO A Decentralised Data Flow System" , G.K. Egan and C.P. richardson.

System Nodes.

Element nodes 16319 to 16383 are reserved for system functions. Nodes defined are:

- 16383 : Program store
- 16382 : Node store
- 16381 : Error node

5.4 CPU N^o 1 Task.

The flow chart for the first CPU is given on the next page. The main task of the CPU is to preprocess the tokens. Tokens are read in from either the LOCALQ or INQ (LOCALQ has priority) and passed through the input map section of the data flow machine. If the token is directed to a one input node, the token is passed directly to the second CPU. In the case of two input nodes, tokens are stored in a token store until tokens for each arc are present.

The input map organised as a list of 4 bytes in sequence with the node numbers. Because of this the node numbers should be generated sequentially by the compiler. Three of the four bytes contain a link address to the token store if the node has two inputs. The fourth byte contain information describing the node:

Node not present (has not been loaded)


Node has one input

The node is the storage node.

2 input node and if any tokens are present.

There were three possible techniques to use to implement the token store, so that it would handle copy numbers correctly.

- 1) Use a hashing table to hash into a linked list of tokens with the same copy number
- 2) Use a binary tree or a partial binary tree to get to the desire copy number linked list.
- 3) Store all the tokens for the node as a linked list. When searching for a copy number simply run through the list until the first token with the desired copy number is found.




Simulations on the data flow machine have shown that when copy numbers are involved that usually only one and maybe two tokens are queued. This makes the first two schemes uneconomical. The amount of storage required to maintain a hashing table or the binary tree will be much greater than the amount of storage required for the tokens. The execution time of the simple linear search will be comparable to the other methods when there are not many tokens to search through.

Finally an enhanced version of the linear search method was adopted.

Instead of one linked list of all the tokens for a node, a doubly linked list of linked list of tokens with the same copy number and node destinations is used. The linked list of linked lists allows for quicker searching. It should be a good improvement, especially when many copy numbers are active (and so there would be a large number of tokens to search).

The cost in terms of memory usage is minimal.



The doubly linked structure allows searching for the correct copy number to proceed in reverse. This will increase performance as the tokens most likely to be matched first are on the lowest level. (e.g. in the case of recursion the lowest graph is completed before the calling graphs are completed).

5.4.1

5.4.1 Background Tasks.

Besides performing the foreground task the CPU must handle a lot of background routines :

- 1) Manage the memory
- 2) Communicate with the other elements and outside inputs
- 3) Output its status for analysis
- 4) Provide error handling (e.g. for parity errors etc.).
- 5) Manage interrupts and other exceptions.
- 6) Manage the FIFOs
- 7) Storing tokens when FIFOs overflow.

5.4.2 Memory Management.

Tokens stored in the token store are continuously changing, this means that the memory requirements are changing. Storing and fetching of tokens occurs randomly and we get an increase in entropy in the memory structure. The difficulty is separating the useful information from the spent garbage. A large number of techniques were overviewed. Techniques involved heaps, garbage collection and compaction routines, as well as some more simple routines. A good compromise between efficient memory usage and fast execution was difficult to find.

The technique decided upon is one where the memory is broken up into bins. When memory is required a bin, which are of fixed length, is taken. Useful information is always linked into the data structure. When storage is no longer required it is put on a free list. Bins on the free list are available to be used later. The free bins are managed by linking them all together. A free list pointer points to the first free bin which in turn should be linked to every other free bin.


5.4.2

The advantages of this system is that garbage collection is trivial. (linking the spent bin to the list) Memory is always available. It is fast.

The major disadvantages is that if an error does occur anywhere in the data structure or in the linked list the result will be catastrophic.

Another memory problem is where to store tokens when FIFOs overflow.

What happens is that space between the input map and token store is used for this purpose. When memory is required by either the input map or the token store, the memory area is relocated. Correct referencing to the memory is achieved by using indexed addressing and having the relocation stored in one of the registers.



TOKEN STORE.



5.5 CPU N° 2 Tasks.

The second Cpu 's primary task is to execute the node function. The foreground routine is straight forward as indicated by the flow chart. The only complication arises in the node store. The aim is to achieve fast access of the node information without consuming masses of memory. A similar approach is used as that for the memory mangement problem. Node numbers are generated sequentially by the compiler. Initially nodes are given a fixed amount of memory in which to fit. The node description is accessed by a linear transformation on the node number.

Address = Node number X init. node length + offset.

If the node cannot fit into the initial amount of memory, the node is linked into an extension area where the remainder of the node is stored.

This method gives extremely fast access of most nodes.

To make full use of this method the initial node length had to be carefully chosen. This was set to 10 bytes and covers a vast majority of the nodes.

2 Byte are for the node function

4 bytes are for the destination.

4 bytes are for a second destination (duplicate node is the most common)

or for 16 bits of literal data


or for the link to the rest of the description.

Alternatives to this scheme where:

1) use node number as address to node store, limits the number of nodes available.

2) Use a translation table. This always requires one level of indirection to get to the node and uses a lot of memory for the translation table.

The background tasks for the cpu are similar to the first CPU.



CPU #2 FOREGROUND TASK
FLOW CHART

Signetics

8X60
March 1981

8X60
FIFO
RAM
Controller
(FRQ)

FIFO RAM CONTROLLER (FRC)

8X60

PRODUCT DESCRIPTION

The Signetics 8X60 FIFO RAM Controller (FRC) is an address and status generator designed to implement a high-speed/high-capacity First-In/First-Out (FIFO) stack utilizing standard off-the-shelf RAMs—see **APPLICATIONS** on the last page of this data sheet. The FRC can control up to 4096 words of buffer memory; intermediate buffer sizes can be selected—refer to the memory length table on the next page. Built-in arbitration logic handles read/write operations on a first-come/first-served basis.

As shown in Figure 1, the FRC consists of:

- A 12-Bit Write Address Generation Counter (Counter #1) and a 12-Bit Read Address Generation Counter (Counter #2).
- A 12-Bit Up/Down Status Counter (Counter #3).
- Twelve Three-State Address Drivers.
- Control Logic.

The two address counters, #1 and #2, respectively, are used to generate write and read addresses; the outputs of these counters are multiplexed to the three-state address drivers. Counter #3 generates *full*, *empty*, and *half full* status.

DESIGN FEATURES


- 12-Bit FIFO Address Generator
- Data Rate Exceeding 8MHz
- Asynchronous Read/Write Operations
- Three-State Address Outputs
- User-Defined Word Width
- Specifically Designed for Use with High-Speed Bipolar RAMs (Adaptable for Use with MOS RAMs)
- TTL Input and Output
- 16mA Address-Drive Capability

USE AND APPLICATION

- Interface Between Independently-Clocked Systems
- Buffer Memories for Disk and/or Tape
- Data Communication Concentrators
- CPU/Terminal Buffering
- DMA Applications
- CRT Terminals

PACKAGE AND PIN DESIGNATIONS

PIN NO.	IDENTIFIER	FUNCTION
1	V _{BB}	Supply voltage for internal circuits.
2, 14, 21	GND	Circuit ground.
28	V _{CC}	
3	SI	Shift-In request for write cycle; active-low input.
4	SO	Shift-Out request for read cycle; active-low input.
5	RESET	Active-low master reset input.
6	CE	Active-low chip enable input.
7	WRITE	Write cycle address valid; active-low output.
8	READ	Read cycle address valid; active-low output.
9	FULL	Memory full status output; also, override input capability. Active when <i>high</i> .
10	HALF FULL	Memory half-full status output; active-high.
11	EMPTY	Memory empty status output; also, override input capability. Active when <i>high</i> .
12	LS1	Least significant bit (LSB) of the memory length select input.
13	LS2	Most significant bit (MSB) of the memory length select input.
15-20 22-27	A ₁₁ -A ₀	Three-state address outputs; A ₀ = LSB.
28	V _{CC}	Supply voltage.



The diagram shows the pin layout for the 8X60 FIFO RAM Controller. Pin 1 is V_{BB}, pins 2 and 14 are GND, and pin 21 is another GND. Pin 28 is V_{CC}. Pins 3 through 13 are address lines A₀ through A₁₁. Pins 15 through 20 are memory length select inputs LS1 and LS2. Pins 22 and 27 are SI (Shift-In) and SO (Shift-Out) respectively. Pin 25 is RESET, pin 26 is CE (Chip Enable), and pin 29 is WRITE. Pin 23 is READ, pin 24 is A₄, pin 25 is A₂, pin 26 is A₃, pin 27 is A₀, pin 28 is A₁, and pin 29 is A₅. Pins 10, 11, and 12 are status outputs FULL, HALF FULL, and EMPTY respectively.

FIFO RAM CONTROLLER (FRC)

8X60




Figure 1. Functional Block Diagram of FIFO RAM Controller

FUNCTIONAL OPERATION

The FRC operates in either of two basic modes—*write* into the FIFO buffer memory or *read* from the FIFO buffer memory. These two operations are described in subsequent paragraphs and the complete sequence is summarized in Table 1. Typical Write/Read timing relationships, arbitration logic, and chip-enable control are shown in the TIMING DIAGRAMS.

FIFO BUFFER MEMORY—WRITE CYCLE

To perform a write operation, SO must be *high* and SI must be *low*. When these conditions exist and other control parameters (Table 1) are satisfied, the write address in Counter #1 (Figure 1) is output to the address bus via the multiplexer and the WRITE output goes *low*. (Note. Normally, the WRITE output goes *low* after the address output becomes stable—refer to WRITE CYCLE TIMING DIAGRAM. The WRITE output may then act as a *write* or *chip enable* for the RAMs that are used to implement the memory.)

When the *write* cycle is ended (SI is forced *high*), the WRITE output goes *high*, the address output buffers return to a high-impedance state. Counter #1 (Write Address Generation) and Counter #3 (Status) are both incremented, and Counter #2 (Read Address Generation) remains unchanged.

FIFO BUFFER MEMORY—READ CYCLE

To perform a read operation, SI must be *high* and SO must be *low*. When these conditions exist and other control parameters (Table 1) are satisfied, the read address contained in Counter #2 (Figure 1) is output to the address bus and the READ output goes *low*.

When the *read* cycle is ended (SO is forced *high*), the READ output goes *high*, the output buffers return to a high-impedance state, Counter #2 (Read Address Generation) is incremented, Counter #3 (Status) is decremented, and Counter #1 (Write Address Generation) remains unchanged.

CONTROL LOGIC

To prevent the possibility of operational conflicts, SI and SO are treated on a first-come/first-served basis; these two input signals are controlled by internal arbitration logic—refer to the applicable TIMING DIAGRAMS and AC CHARACTERISTICS for functional and timing relationships. If one cycle is requested while the other cycle is in progress, the requested cycle will commence as soon as the current cycle is complete (provided other control parameters are satisfied).

As shown in the accompanying diagram, the buffer length of the FIFO memory can be hardware-selected via the Length Select (LS1, LS2) inputs. When less than the maximum length is selected, the unused high-order bits of the address outputs are held in the high-impedance state.

MEMORY LENGTH

LS1	LS2	HALF LENGTH	FULL LENGTH
L	L	2048	4096
H	L	32	64
L	H	512	1024
H	H	128	256

Generation of the status output signals (HALF FULL, FULL, and EMPTY) is a function of the Length Select (LS1, LS2) inputs and the current state of Status Counter #3. In general, the status outputs reflect the conditions that follow:

- **HALF FULL**—this status output signal goes *high* on the positive-going edge of SI if the MSB of the selected length of Counter #3 becomes a "1". The HALF FULL signal will go from *high-to-low* on the positive-going edge of SO when, after the *read* cycle, the selected length of Counter #3 changes from "100...00" to "011...11". For example, if the selected memory length is 256 words (FULL = 256), then HALF FULL = 128 words; hence, on the

FIFO RAM CONTROLLER (FRC)

8X60

positive-going edge of \overline{SO} when Counter #3 reaches a count of 127, the HALF FULL output will go from *high-to-low*.

- **FULL**—this signal serves both as a status output and as an override input. The FULL signal goes *high* on the negative-going edge of \overline{SI} if all bits of Counter #3 for selected length are equal to "1". The FULL output goes from *high-to-low* on the negative-going edge of \overline{SO} .
- **EMPTY**—this signal also serves as a status output and as an override input. On the negative-going edge of \overline{SO} , the EMPTY output is driven *high* if Status Counter #3 contains a value of "1"; on the positive-going edge of \overline{SO} , the counter is decremented to "0". The EMPTY output goes from *high-to-low* on the negative-going edge of \overline{SI} .

Once the FULL signal is *high*, further Write Cycle Requests ($\overline{SI} = \text{low}$) are ignored; similarly, once the EMPTY signal is *high*, further Read Cycle requests ($\overline{SO} = \text{low}$) are ignored. However, to accommodate diversified applications, the FULL and EMPTY outputs are open-collector with on-chip 4.7K passive pull-up resistors. If either the FULL or EMPTY pins are forced *low* via external control, the corresponding *write* or *read* cycle may resume (provided the

external FULL or EMPTY input is held *low* until the corresponding WRITE or READ output goes *low*) and the address/status counters will continue normal operation*—refer to Table 1.

The user must force the RESET input *low* to initialize the chip. (Note: If the RESET signal is driven *low* during a *write* or *read* cycle, the address output may have a short period of uncertainty before assuming a high-impedance state.) The following actions occur when RESET is active:

- All internal counters are set to "0".
- All address output lines are forced to the high-impedance state.
- HALF FULL and FULL outputs are forced *low*.
- WRITE, READ, and EMPTY outputs are forced *high*.

When \overline{CE} is *high*, the address output lines are forced to the high-impedance state, further *write* or *read* cycle requests are ignored, and all counters remain unchanged. If \overline{CE} switches from *low-to-high* during a *write* or *read* cycle, the cycle in progress is always completed before the disabled state is entered. For details of these operations, refer to the timing information shown later in this data sheet.

*Refer to Note on inside back cover

Table 1. Summary of Operation

INPUTS				INITIAL CONDITIONS	RESULTING OUTPUTS			COMMENTS
RESET	\overline{CE}	\overline{SI}	\overline{SO}		WRITE	READ	ADDRESS BUS	
L	X	X	X		H	H	Hi-Z	Reset all counters to 0.
H	X	H	H		H	H	Hi-Z	No action
H	L	L	H	FULL = L	L	H	Write address from Ctr #1	Shift into FIFO stack (Write Cycle)
H	L	L	H	FULL = H	H	H	Hi-Z	Stack full (Write inhibited)
H	L	H	L	EMPTY = L	H	L	Read address from Ctr #2	Shift out of FIFO stack (Read Cycle)
H	L	H	L	EMPTY = H	H	H	Hi-Z	Stack empty (Read inhibited)
H	L	L	↓	Write cycle in progress	L	H	Write address from Ctr #1	Continue write cycle (until \overline{SI} goes high)
H	L	↓	L	Read cycle in progress	H	L	Read address from Ctr #2	Continue read cycle (until \overline{SO} goes high)
H	L	L	L	EMPTY = H	L	H	Write address from Ctr #1	Shift in (Read inhibited)
H	L	L	L	FULL = H	H	L	Read address from Ctr #2	Shift out (Write inhibited)
H	L	↑	H	Write cycle in progress	↑	H	Goes to Hi-Z	Increment write address counter #1 and status counter #3
H	L	H	↑	Read cycle in progress	H	↑	Goes to Hi-Z	Increment read address counter #2; decrement status counter #3
H	L	↑	L	Write cycle in progress (Note 1)	↑	↓	Changes to read address from Ctr #2	Increment write address counter #1 and status counter #3
H	L	L	↑	Read cycle in progress (Note 2)	↓	↑	Changes to write address from Ctr #1	Increment read address counter #2; decrement status counter #3
H	H	↓	H		H	H	Hi-Z	Chip disabled
H	H	H	↓		H	H	Hi-Z	Chip disabled
H	↑	L	X	FULL = L; write cycle begun (Note 1)	L	H	Write address from Ctr #1	Continue write cycle (until \overline{SI} goes high)
H	↑	X	L	EMPTY = L; read cycle begun (Note 2)	H	L	Read address from Ctr #2	Continue read cycle (until \overline{SO} goes high)
H	↓	L	L	FULL = L; EMPTY = L	—	—	—	This set of conditions should be avoided

NOTES

1. Write cycle will occur if either \overline{SI} goes *low* before \overline{SO} goes *low* or EMPTY = H when \overline{SO} goes *low*.
2. Read cycle will occur if either \overline{SO} goes *low* before \overline{SI} goes *low* or FULL = H when \overline{SI} goes

FIFO RAM CONTROLLER (FRC)

8X60

DC ELECTRICAL CHARACTERISTICS

CONDITIONS:

Commercial— Military—
 $V_{CC} = 5.0V (\pm 5\%)$ $V_{CC} = 5.0V (\pm 10\%)$
 $V_{BB} = 1.5V (\pm 5\%)^1$ $V_{BB} = 1.5V (\pm 10\%)^1$
 $0^\circ C \leq T_A \leq 70^\circ C$ $-55^\circ C \leq T_C \leq 125^\circ C$

ABSOLUTE MAXIMUM RATINGS

PARAMETER	DESCRIPTION	RATING	UNIT
V_{CC}	Power Supply Voltage	+7	Vdc
V_{BB}	Supply Voltage for Internal Circuits	+4	Vdc
V_{IN}	Input Voltage	+5.5	Vdc
V_O	Off-State Output Voltage	+5.5	Vdc
T_{STG}	Storage Temperature Range	-65 to +150	°C

PARAMETER	DESCRIPTION	TEST CONDITIONS	LIMITS (COMMERCIAL)			LIMITS (MILITARY)			UNITS
			MIN	TYP ²	MAX	MIN	TYP ²	MAX	
V_{IH}	High level input voltage	Note 3	2.0						V
V_{IL}	Low level input voltage				0.8				V
V_{OH}	High level output voltage: All outputs except FULL and EMPTY	$V_{CC} = \text{Min}; I_{OH} = -2.6\text{mA}$	2.7	3.5					V
V_{OL}	Low level output voltage: Address Bus, WRITE, READ	$V_{CC} = \text{Min}; I_{OL} = 16\text{mA}$		0.38	0.5				V
	HALF FULL, FULL, and EMPTY	$V_{CC} = \text{Min}; I_{OL} = 8\text{mA}$		0.35	0.5				V
V_{CD}	Diode clamp voltage: All inputs except FULL and EMPTY	$V_{CC} = \text{Min}; I_{CD} = -18\text{mA}$	-1.5	-0.8					V
I_{IH}	High level input current: All inputs except FULL and EMPTY	$V_{CC} = \text{Max}; V_{IH} = 2.7V$		0.1	20				μA
	FULL and EMPTY	$V_{CC} = \text{Max}; V_{IH} = 2.7V; \text{Stack}$ FULL or Stack EMPTY (Note 3)		-470	-750				μA
I_{IL}	Low level input current: All inputs except FULL and EMPTY	$V_{CC} = \text{Max}; V_{IL} = 0.4V$		-0.17	-0.4				mA
	FULL and EMPTY	$V_{CC} = \text{Max}; V_{IL} = 0.4V; \text{Stack}$ FULL or Stack EMPTY		-1.12	-1.8				mA
I_{OH}	High level output current— FULL, EMPTY	$V_{CC} = \text{Min}; V_{OH} = V_{CC} (\text{min})$		15	100				μA
I_{OZH}	High-Z output current (HIGH); Address Bus (Three-State)	$V_{CC} = \text{Max}; V_{OUT} = 2.4V$		0.9	20				μA
I_{OZL}	High-Z output current (LOW); Address Bus (Three-State)	$V_{CC} = \text{Max}; V_{OUT} = 0.5V$		0.6	-20				μA
I_I	Input leakage current; All inputs except FULL and EMPTY	$V_{CC} = \text{Max}; V_{IN} = 5.5V$		0.03	0.1				mA
I_{OS}	Short-circuit output current Address Bus and HALF FULL	$V_{CC} = \text{Max}; V_{OH} = 0V$	-15	-68	-100				mA
	WRITE, READ	$V_{CC} = \text{Max}; V_{OH} = 0V$	-40	-73	-100				mA
I_{CC}	Supply current from V_{CC}	$V_{CC} = \text{Max}; \text{Address Bus} = \text{High-Z}$		81	140				mA
I_{BB}	Supply current from V_{BB}	$V_{BB} = \text{Max}$		63	85				mA

NOTES

1. V_{BB} can be obtained from a regulated 1.5V supply, alternately, proper supply current (I_{BB}) can be obtained by connecting a 56-ohm (±5%, 0.5W) resistor in series with V_{CC} as shown later in the APPLICATIONS diagram.

2. Typical limits are: $V_{CC} = 5.0V$, $T_A = 25^\circ C$.

3. Because of the internal pull-up resistor on the FULL and EMPTY pins, a negative current is required to force the required voltage.

8X60

FIFO RAM CONTROLLER (FRC)

AC ELECTRICAL CHARACTERISTICS

CONDITIONS: Commercial—

 $V_{CC} = 5.0V (\pm 5\%)$ $V_{BB} = 1.5V (\pm 5\%)$ $0^\circ C \leq T_A \leq 70^\circ C$

Military—

 $V_{CC} = 5.0V (\pm 10\%)$ $V_{BB} = 1.5V (\pm 10\%)$ $-55^\circ C \leq T_C \leq 125^\circ C$ Loading—See
TEST LOADING
CIRCUITS

PARAMETERS	REFERENCES		TEST CONDITIONS	LIMITS (COMMERCIAL)			LIMITS (MILITARY)			UNITS
	FROM	TO		MIN	TYP	MAX	MIN	TYP	MAX	
PULSE WIDTHS										
T_{LL} \bar{SI} low	$\downarrow \bar{SI}$	$\uparrow \bar{SI}$	FULL = Low (override inhibit)	45	27					ns
T_{LH} \bar{SI} high	$\uparrow \bar{SI}$	$\downarrow \bar{SI}$	Stack approaching FULL (Note 1)	25	13					ns
T_{DL} \bar{SO} low	$\downarrow \bar{SO}$	$\uparrow \bar{SO}$	EMPTY = Low (override inhibit)	45	24					ns
T_{DH} \bar{SO} high	$\uparrow \bar{SO}$	$\downarrow \bar{SO}$	Stack approaching EMPTY (Note 1)	30	16					ns
WRITE CYCLE TIMING										
T_{LA} Address stable delay	$\downarrow \bar{SI}$	An	FULL = Low; \bar{SO} = High		40	50				ns
T_{AW} Address lead time	An	$\downarrow \bar{WRITE}$		5	11					ns
T_{LAW} \bar{WRITE} output active delay	$\downarrow \bar{SI}$	$\downarrow \bar{WRITE}$	FULL = Low; \bar{SO} = High	30	51	70				ns
T_{LW} \bar{WRITE} output inactive delay	$\uparrow \bar{SI}$	$\uparrow \bar{WRITE}$			3	10				ns
T_{WA} Address lag time	$\uparrow \bar{WRITE}$	An		25	34					ns
T_{LT} Address output disable	$\uparrow \bar{SI}$	An(Hi-Z)			37	50				ns
T_{LF} FULL status active delay	$\downarrow \bar{SI}$	$\uparrow \bar{FULL}$	Stack approaching FULL; \bar{SO} = High		39	55				ns
T_{LE} EMPTY status inactive delay	$\downarrow \bar{SI}$	$\downarrow \bar{EMPTY}$	Stack = EMPTY		40	65				ns
T_{HFH} HALF-FULL status active delay	$\uparrow \bar{SI}$	$\uparrow \bar{HALF}$	Stack approaching HALF FULL		30	45				ns
T_{DW} \bar{WRITE} output active after read	$\uparrow \bar{SO}$	$\downarrow \bar{WRITE}$	Both \bar{SI} & \bar{READ} = Low		74	100				ns
READ CYCLE TIMING										
T_{DA} Address stable delay	$\downarrow \bar{SO}$	An	EMPTY = Low; \bar{SI} = High		40	50				ns
T_{AR} Address lead time	An	$\downarrow \bar{READ}$		0	9					ns
T_{DAR} \bar{READ} output active delay	$\downarrow \bar{SO}$	$\downarrow \bar{READ}$	EMPTY = Low; \bar{SI} = High	30	48	70				ns
T_{DR} \bar{READ} output inactive delay	$\uparrow \bar{SO}$	$\uparrow \bar{READ}$			5	10				ns
T_{RA} Address lag time	$\uparrow \bar{READ}$	An		25	32					ns
T_{DT} Address output disable	$\uparrow \bar{SO}$	An(Hi-Z)			37	50				ns
T_{DE} EMPTY status active delay	$\downarrow \bar{SO}$	$\uparrow \bar{EMPTY}$	Stack approaching EMPTY; \bar{SI} =High		38	55				ns
T_{DF} FULL status inactive delay	$\downarrow \bar{SO}$	$\downarrow \bar{FULL}$	Stack = FULL		38	55				ns
T_{HFL} HALF-FULL status inactive delay	$\uparrow \bar{SO}$	$\downarrow \bar{HALF}$	Stack exactly HALF FULL		54	75				ns
T_{LR} \bar{READ} output active after write	$\uparrow \bar{SI}$	$\downarrow \bar{READ}$	Both \bar{SO} & \bar{WRITE} = Low		70	95				ns
CHIP ENABLE TIMING (WRITE)										
T_{HEW} Chip enable hold time ²	$\downarrow \bar{SI}$	$\uparrow \bar{CE}$	FULL = Low; \bar{SO} = High	10	1					ns
T_{SEW} Chip disable setup time ³	$\uparrow \bar{CE}$	$\downarrow \bar{SI}$	FULL = Low; \bar{SO} = High	10	1					ns
T_{PEW} Chip enable delay time	$\downarrow \bar{CE}$	$\downarrow \bar{WRITE}$	FULL = Low; \bar{SI} = Low; \bar{SO} = High		69	95				ns
CHIP ENABLE TIMING (READ)										
T_{HER} Chip enable hold time ²	$\downarrow \bar{SO}$	$\uparrow \bar{CE}$	EMPTY = Low; \bar{SI} = High	10	1					ns
T_{SER} Chip disable setup time ³	$\uparrow \bar{CE}$	$\downarrow \bar{SO}$	EMPTY = Low; \bar{SI} = High	10	1					ns
T_{PER} Chip enable delay time	$\downarrow \bar{CE}$	$\downarrow \bar{READ}$	EMPTY = Low; \bar{SO} = Low; \bar{SI} = High		64	95				ns
RESET TIMING										
T_{RR} RESET recovery	$\uparrow \bar{RESET}$	$\downarrow \bar{WRITE}$	\bar{SI} = Low			57	80			ns
T_{RL} RESET pulse width (low)	$\downarrow \bar{RESET}$	$\uparrow \bar{RESET}$		15	8					ns
FULL/EMPTY OVERRIDE TIMING:										
T_{FW} Override Recovery for FULL	$\downarrow \bar{FULL}$	$\downarrow \bar{WRITE}$	Stack = FULL; \bar{SI} = Low; \bar{SO} = High		70	100				ns
T_{ER} Override Recovery for EMPTY	$\downarrow \bar{EMPTY}$	$\downarrow \bar{READ}$	Stack = EMPTY; \bar{SO} = Low; \bar{SI} = High		65	95				ns

NOTES

1. Such that write/read request is inhibited after stack becomes full/empty.



2. The earliest rising edge of \bar{CE} such that the \bar{WRITE} or \bar{READ} output always occurs.3. The latest rising edge of \bar{CE} such that the \bar{WRITE} or \bar{READ} output never occurs.

FIFO RAM CONTROLLER (FRC)


8X60

TEST LOADING CIRCUITS

APPLICABLE PINS: WRITE (7), READ (8), HALF FULL (10)

APPLICABLE PINS: A_n (15-20, 22-27)

APPLICABLE PINS: FULL (9) AND EMPTY (11)




OUTPUT STATE		SWITCH POSITION	
FROM	TO	S1	S2
Low	High	Closed	Closed
High	Low	Closed	Closed
High	Hi-Z	Closed	Closed
Low	Hi-Z	Closed	Closed
Hi-Z	High	Open	Closed
Hi-Z	Low	Closed	Open



NOTES

1. In all cases C_L includes probe and jig capacitance.
2. All diodes are 1N916, 1N3064, or equivalent.
3. For READ and WRITE outputs, R_L = 280 ohms; for HALF FULL output, R_L = 2K ohms.

AC TEST WAVEFORMS

PROPAGATION DELAY
(Typical Example)

Note
Pulse widths and Setup/Hold times
are measured using the same reference
points as above waveform.







3-STATE ENABLE TIME TO LOW LEVEL
AND DISABLE TIME FROM LOW LEVEL3-STATE ENABLE TIME TO HIGH LEVEL
AND DISABLE TIME FROM HIGH LEVEL

$$V_M = 1.5 \text{ V}$$





FIFO RAM CONTROLLER (FRC)

8X60

TIMING DIAGRAMS

**CHIP ENABLE TIMING WRITE*****CHIP ENABLE TIMING READ***

* The rising edge of \overline{CE} should not occur within 10-nanoseconds before or after a falling edge of \overline{SI} or \overline{SO} .

CHANGE OF CYCLE TIMING**FULL OVERRIDE TIMING****RESET TIMING****EMPTY OVERRIDE TIMING**


KEY:
 High-impedance state
 Changing data

FIFO RAM CONTROLLER (FRC)



8X60

APPLICATIONS

IMPLEMENTATION OF A FIFO BUFFER USING THE 8X60 AND HIGH SPEED RAM



USING 8X60 WITH HIGH-DENSITY MOS RAMS



ORDERING INFORMATION

COMMERCIAL—


Order Number: N8X60N
 Packaging information: Refer to
 Signetics price list
 Supply Voltage: 5V ($\pm 5\%$)
 Operating Temperature Range:
 $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$

MILITARY—

(Parts not Yet Available)

PACKAGE OUTLINE

N Package (Plastic)




Note

If the EMPTY or FULL status line is overridden (forced low externally) and transfers are performed beyond the normal buffer boundaries, the EMPTY status output may not occur when expected.

The sequencing of Status Counter #3 is not dependent upon the selected buffer length (LS1 and LS2). After overriding EMPTY or FULL, the 12-bit Status Counter may be displaced by a multiple of the selected buffer length, modulo 4096. The EMPTY status becomes active only when the Status Counter contains exactly the value "1" (with eleven leading zeroes). If the maximum buffer length (4096) is selected, the EMPTY status will always function properly.

The FULL status output is generated with respect to the selected buffer length (LS1 and LS2) and will always occur when expected.



DP8409 Multi-Mode Dynamic RAM Controller/Driver

General Description

Dynamic memory system designs, which formerly required several support chips to drive the memory array, can now be implemented with a single IC...the DP8409 Multi-Mode Dynamic RAM Controller/Driver. The DP8409 is capable of driving all 16k and 64k Dynamic RAMs (DRAMs) as well as 256k DRAMs. Since the DP8409 is a one-chip solution (including capacitive-load drivers), it minimizes propagation delay skew, the major performance disadvantage of multiple-chip memory drive and control.

The DP8409's 8 modes of operation offer a wide selection of DRAM control capabilities. Memory access may be controlled externally or on-chip automatically; an on-chip refresh counter makes refreshing (either externally or automatically controlled) less complicated; and automatic memory initialization is both simple and fast.

The DP8409 is a 48-pin DRAM Controller/Driver with 9 multiplexed address outputs and 6 control signals. It consists of two 9-bit address latches, a 9-bit refresh counter, and control logic. All output drivers are capable of driving 500 pF loads with propagation delays of 25 ns. The DP8409 timing parameters are specified driving the typical I_o load capacitance of 88 DRAMs, including trace capacitance.

The DP8409 has 3 mode-control pins: M2, M1, and M0, where M2 is in general REFRESH. These 3 pins select 8 modes of operation. Inputs B1 and B0 in the memory access modes (M2 = 1), are select inputs which select one of four RAS outputs. During normal access, the 9 address outputs can be selected from the Row Address Latch or the Column Address Latch. During refresh, the 9-bit on-chip refresh counter is enabled onto the address bus and in this mode all RAS outputs are selected, while CAS is inhibited.

The DP8409 can drive up to 4 banks of DRAMs, with each bank comprised of 16k's, 64k's, or 256k's. Control signal outputs RAS, CAS, and WE are provided with the same drive capability. Each RAS output drives one bank of DRAMs so that the four RAS outputs are used to select the banks, while CAS, WE, and the multiplexed addresses can be connected to all of the banks of DRAMs. This leaves the non-selected banks in the standby mode (less than one tenth of the operating power) with the data outputs in TRI-STATE®. Only the bank with its associated RAS low will be written to or read from.

TRI-STATE® is a registered trademark of National Semiconductor Corp.
PAI is a registered trademark of Advanced Micro Devices, Inc.
Monolithic Memories, Inc.

Operational Features

- All DRAM drive functions on one chip — minimizes skew on outputs, maximizes AC performance
- On-chip capacitive-load drivers (specified to drive up to 88 DRAMs)
- Drives directly all 16k, 64k, and 256k DRAMs
- Capable of addressing 64k, 256k, or 1M words
- Propagation delays of 25 ns typical at 500 pF load
- CAS goes low automatically after column addresses are valid if desired
- Auto Access mode provides RAS, row to column select, then CAS automatically and fast
- WE follows WIN unconditionally—offering READ, WRITE or READ-MODIFY-WRITE cycles
- Onchip 9-bit refresh counter with selectable End-of-Count (127, 255, or 511)
- End-of-Count indicated by RF I/O pin going low at 127, 255, or 511
- Low input on RF I/O resets 9-bit refresh counter
- CAS inhibited during refresh cycle
- Fall-through latches on address inputs controlled by ADS
- TRISTATE outputs allow multi-controller addressing of memory
- Control output signals go high-impedance logic "1" when disabled for memory sharing
- Power-up: counter reset, control signals high, address outputs TRI-STATE, and End-of-Count set to 127

Mode Features

- 8 modes of operation: 3 access, 3 refresh, and 2 set-up 2 externally controlled modes: 1 access and 1 refresh (Modes 0, 4)
- 2 auto-access modes RAS → R/C → CAS automatic, with TRAH = 20 or 30 ns minimum (Modes 5, 6)
- Auto-access mode allows Hidden Refreshing (Mode 5)
- Forced Refresh requested on RF I/O if no Hidden Refresh (Mode 5)
- Forced Refresh performed after system acknowledge of request (Mode 1)
- Automatic Burst Refresh mode stops at End-of-Count of 127, 255, or 511 (Mode 2)
- 2 All-RAS Access modes externally or automatically controlled for memory initialization (Modes 3a, 3b)
- Automatic All-RAS mode with external 8-bit counter frees system for other setup routines (Mode 3a)
- End-of-Count value of Refresh Counter set by B1 and B0 (Mode 7)



Pin Definitions

V_{CC}, GND, GND — V_{CC} = 5V ± 5%. The three supply pins have been assigned to the center of the package to reduce voltage drops, both DC and AC. There are also two ground pins to reduce the low level noise. The second ground pin is located two pins from V_{CC}, so that decoupling capacitors can be inserted directly next to these pins. It is important to adequately decouple this device, due to the high switching currents that will occur when all 9 address bits change in the same direction simultaneously. A recommended solution would be a 1μF multilayer ceramic capacitor in parallel with a low-voltage tantalum capacitor, both connected close to pins 36 and 38 to reduce lead inductance.

R0-R8: Row Address Inputs.

C0-C8: Column Address Inputs.

Q0-Q8: Multiplexed Address Outputs — Selected from the Row Address Input Latch, the Column Address Input Latch, or the Refresh Counter.

RASIN: Row Address Strobe Input — Enables selected RAS_n output when M2 (RFSH) is high, or all RAS_n outputs when RFSH is low.

R \bar{C} (RFCCK) — In Auto-Refresh Mode this pin is the external Refresh Clock Input; one refresh cycle has to be performed each clock period. In all other modes it is Row/Column Select Input: selects either the row or column address input latch onto the output bus.

CASIN (RGCK) — In Auto-Refresh Mode, Auto Burst Mode, and All-RAS Auto-Write Mode, this pin is the RAS Generator Clock Input. In all other modes it is CASIN (Column Address Strobe Input), which inhibits CAS output when high in Modes 4 and 3b. In Mode 6 it can be used to prolong CAS output.

ADS: Address (Latch) Strobe Input — Strobes Input Row Address, Column Address, and Bank Select Inputs into respective latches when high; latches on high-to-low transition.

CS: Chip Select Input — Toggles the Address Outputs and puts the control signal into a high-impedance logic "1" state when high (unless refreshing in one of the Refresh Modes). Enables all outputs when low.

M0, M1, M2: Mode Control Inputs — These 3 control pins determine the 8 major modes of operation of the DP8409 as depicted in Table 1.

RF I/O — The I/O pin functions as a Reset Counter Input when set low from an external open-collector gate, or as a flag output. The flag goes active-low in Modes 0 and 2 when the End-of-Count output is at 127, 255, or 511 (see Table 3); in Auto-Refresh Mode it is the Refresh Request Output.


WE: Write Enable Input.

WE: Write Enable Output —

CAS_n: Column Address Strobe Output — In Modes 3a, 5, and 6, CAS transitions low following valid column address. In Modes 3b and 4, it goes low after RIC goes low, or follows CASIN going low if RIC is already low. CAS is high during refresh.

RAS 0-3: Row Address Strobe Outputs — Selects a memory bank decoded from R1 and R0 (see Table 2).

B0, B1: Bank Select Inputs — Strobed by ADS. Decoded to enable one of the RAS outputs when RASIN goes low. Also used to define End-of-Count in Mode 7 (Table 3).



Pin Configuration

Conditions for all Modes

Input Addressing


The address block consists of a row-address latch, a column-address latch, and a resettable refresh counter. The address latches are fail-through when ADS is high and latch when ADS goes low. If the address bus contains valid addresses until after the valid address time, ADS can be permanently high. Otherwise ADS must go low while the addresses are still valid.

In normal memory access operation, RASIN and R \bar{C} are initially high. When the address inputs are enabled into the address latches, the row addresses appear on the Q outputs. The address strobe also inputs the bank-select outputs. The address strobe also inputs the bank-select outputs. (B0 and B1). If CS is low, all outputs are enabled. When CS is transitioned high, the address outputs go TRI-STATE® and the control outputs first go high through a low impedance, and then are held by an on-chip high impedance. This allows output paralleling with other DP8409s for multi-addressing. All outputs go active about 50-ns after the chip is selected again. If CS is high, and a refresh cycle begins, all the outputs become active until the end of the refresh cycle.

Drive Capability

The DP8409 has timing parameters that are specified with up to 600pF loads. In a typical memory system this is equivalent to about 88, 5V-only DRAMs, with trace lengths kept to a minimum. Therefore, the chip can drive four banks each of 16 or 22 bits, or two banks of 32 or 39 bits, or one bank of 64 or 72 bits.

Less loading will slightly reduce the timing parameters, and more loading will increase the timing parameters, according to the graph of Figure 10. The AC performance parameters are specified with the typical load capacitors shown on the graph. The graph shows the relationship between the load capacitance and the timing parameters.



DP8409 Functional Block Diagram

Table 1. DP8409 Mode Select Options

MD	Mode of Operation	Conditions	
		RF I/O = EOC	RF I/O = Refresh Request (RFREQ)
0	Externally Controlled Refresh	RF I/O = EOC	RF I/O = Refresh Request (RFREQ)
1	Auto Refresh — forced	RF I/O = EOC	RF I/O = Refresh Request (RFREQ)
0	Internal Auto Burst Refresh	RF I/O = EOC	RF I/O = Refresh Request (RFREQ)
1	All RAS Auto Write	RF I/O = EOC; All RAS Active	RF I/O = Refresh Request (RFREQ)
1	Externally Controlled All RAS Access	All RAS Active	Active RAS defined by Table 2
0	Externally Controlled Access	Active RAS defined by Table 2	Active RAS defined by Table 2
1	Auto Access, Slow RAH, Hidden Refresh	Active RAS defined by Table 2	Active RAS defined by Table 2
0	Auto Access, Fast RAH	See Table 3 for Mode 7	See Table 3 for Mode 7
1	Set End of Count	See Table 3 for Mode 7	See Table 3 for Mode 7

DP8409 Functional Mode Descriptions

Mode 0 — Externally Controlled Refresh

Figure 2 is the Externally Controlled Refresh Timing. In this mode, the input address latches are disabled from the address outputs and the refresh counter is enabled. When RAS occurs, the enabled row in the DRAM is refreshed. In the Externally Controlled Refresh mode, all RAS outputs are enabled following RASIN, and CAS is inhibited. This refreshes the same row in all four banks. The refresh counter increments when either RASIN or RFSH goes low-to-high while the other is low. RFI/O goes low when the count is 127, 255, or 511, as set by End-of-Count (see Table 3), with RASIN and RFSH low. To reset the counter to all zeroes, RFI/O is set low through an external open-collector driver.

During refresh, RASIN and RFSH can transition low simultaneously because the refresh counter becomes valid on the output bus tREFCT after RFSH goes low, which is a shorter time than tREFPL. This means the counter address is valid on the Q outputs before RAS occurs on all RAS outputs, strobing the counter address into that row of all the DRAMs. Refer to Figure 2. To perform externally controlled burst refresh, RFSH initially can again have the same edge as RASIN, but then can maintain a low state, since RASIN going low-to-high increments the counter (performing the burst refresh).

Power-Up Initialize

When V_{CC} is first applied to the DP8409, an initialize pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As V_{CC} increases to about 2.3 volts, it holds the output control signals at a level of one Schotky diode-drop below V_{CC}, and the output address to TRISTATE. As V_{CC} increases above 2.3 volts, control of these outputs is granted to the system.




Figure 1a. DP8409 with any 16k DRAMS




Figure 1a. DP8409 with any 16k DRAMS






Figure 1b. DP8409 with 128 Row x 512 Column 64k DRAM

x or 64k DRAMs
Any 16k or 64k DRAMs. All 16k same configuration, including DRAMs are interchangeable chips), and the DP8409 can Figure 1a).

allows them all to be interchangeable (as shown in Figures 1b and 1c). Since the 9-bit on-chip refresh counter can be used as a 7-bit refresh counter for the 128-row configuration, or as an 8-bit refresh counter for the 256-row configuration, the on-DRAM refresh counter (if present) is never used. As long as 128 rows are refreshed every 2 ms (i.e., 256 rows in 4 ms), all DRAM types are correctly refreshed.

This makes all the 64k DRAM configurations interchangeable when used with the DP8409, allowing maximum flexibility in the choice of DRAMs.

Read, Write, and Read-Modify-Write Cycles

The output signal, WE, determines what type of memory access cycle the memory will perform if WE is kept high while CAS goes low, a read cycle occurs. If WE goes low before CAS goes low, a write cycle occurs and data at CAS (DRAM input data) is written into the DRAM as CAS goes low. If WE goes low later than t_{WCD} after CAS goes low, first a read occurs and DO (DRAM output data) becomes valid; then data DI is written into the same address in the DRAM when WE goes low. In this read-modify-write case, DI and DO cannot be linked together. The type of cycle is therefore controlled by WE, which follows WIN.

When V_{CC} is first applied to the DP8409, an initialize pulse clears the refresh counter, the internal control flip-flops, and sets the End-of-Count of the refresh counter to 127 (which may be changed via Mode 7). As V_{CC} increases to about 2.3 volts, it holds the output control signals at a level of one Schotky diode-drop below V_{CC}, and the output address to TRISTATE. As V_{CC} increases above 2.3 volts, control of these outputs is granted to the system.




Figure 1a. DP8409 with any 16k DRAMS




Figure 1a. DP8409 with any 16k DRAMS





Figure 1b. DP8409 with 128 Row x 512 Column 64k DRAM

Figure 2. External Control Refresh Cycle (Mode 0)

* INDICATES DYNAMIC RAM PARAMETERS

Refreshed Refresh

pin becomes RFCK (refresh), and \overline{CAS} remains high. If \overline{CAS} is high then whenever M2 (RFSH) is asserted, strobing the refresh will occur and the refresh counter resets as if a refresh counter were present. Automatic Access mode may be programmed. Forced refreshing is undesirable.

(RGCK) is required for this function. It is fed to the CASIN (RGCK) pin, and may be up to 10MHz. Whenever M2 goes low (inducing a forced refresh), RAS remains high for one to two periods of RGCK, depending on when M2 goes low relative to the high-to-low triggering edge of RGCK; RAS then goes low for two periods, performing a refresh on all banks. In order to obtain the minimum delay from M2 going low to RAS going low, M2 should go low trigging before the next failing edge of RGCK. The Refresh Request on RF I/O is terminated as RAS begins, so that by the time the system has acknowledged the removal of the request and disabled its Acknowledge, (i.e., M2 goes high), Refresh RAS will have ended, and normal operations can begin again in the Automatic Access mode (Mode 5). If it is desired that Refresh RAS end in less than 2 periods of RGCK from the time RAS went low, then M2 may go high earlier than tFOH after RF I/O goes high and RAS will go high tRFRH after M2.

To allow the forced refresh, the system will have been inactive for about 4 periods of RGCK, which can be as fast as 400ns every RFCK cycle. To guarantee a refresh of 128 rows every 2ms, a period of up to 16 μ s is required for RFCK. In other words, the system may be down for as little as 400 ns every 16 μ s, or 2.5% of the time. Although this is not excessive, it may be preferable to perform a Hidden Refresh each RFCK cycle, which is allowed while still in the Auto-Access mode, (Mode 5).

(RGCK) is required for this function. It is fed to the CASIN (RGCK) pin and may be up to 10MHz. Whenever M2 goes low (inducing a forced refresh), RAS remains high for one to two periods of RGCK, depending on when M2 goes low relative to the high-to-low triggering edge of RGCK. RAS then goes low for two periods, performing a refresh on all banks. In order to obtain the minimum delay from M2 going low to RAS going low, M2 should go low before the next failing edge of RGCK. The Refresh Request on RF I/O is terminated as RAS begins, so that by the time the system has acknowledged the removal of the request and disabled its Acknowledge, (i.e., M2 goes high), Refresh RAS will have ended, and normal operations can begin again in the Auto-Normal Access mode (Mode 5). If it is desired that Refresh RAS end in less than 2 periods of RGCK from the time RAS went low, then M2 may go high earlier than t_{RFIOH} after RF I/O goes high and RAS will go high t_{RFRH} after M2.

To allow the forced refresh, the system will have been inactive for about 4 periods of RGCK, which can be as fast as 400ns every RFCK cycle. To guarantee a refresh of 128 rows every 2ms, a period of up to 16μs is required for RFCK. In other words, the system may be down for as little as 400ns every 16μs, or 2.5% of the time. Although this is not excessive, it may be preferable to perform a Hidden Refresh each RFCK cycle, which is allowed while still in the Auto-Access mode, (Mode 5).




Figure 4. Auto-Burst Mode, Mode 2

Mode 2 — Automatic Burst Refresh

This mode is normally used before and/or after a DMA operation to ensure that all rows remain refreshed, provided the DMA transfer takes less than 2ms (see Figure 4). When the DP8409 enters this mode, CASIN (RGCK) becomes the RAS Generator Clock (RGCK), and RASIN is disabled. CAS remains high, and RF I/O goes low when the refresh counter has reached the selected End-of-Count and the last RAS has ended. RF I/O then remains low until the Auto-Burst Refresh mode is terminated. RF I/O can therefore be used as an interrupt to indicate the End-of-Burst condition.

The signal on all four RAS outputs is just a divide-by-four of RGCK; in other words, if RGCK has a 100ns period, RAS is high and low for 200ns each cycle. The refresh counter increments at the end of each RAS, starting from the count it contained when the mode was entered. If this was zero, then for a RGCK with a 100ns period with End-of-Count set to 127, RF I/O will go low after $128 \times 0.4\mu s$, or $51.2\mu s$. During this time, the system may be performing operations that do not involve DRAM. If all rows need to be burst refreshed, the refresh counter may be cleared by setting RF I/O low externally before the burst begins.

Burst-mode refresh is also useful when powering down systems for long periods of time, but with data retention still required while the DRAMs are in standby. To maintain valid refreshing, power can be applied to the DP8409 (set to Mode 2), causing it to perform a complete burst refresh. When end-of-burst occurs (after 26 µs), power can then be removed from the DP8409 for 2 ms, consuming an average power of 1.3% of normal operating power. No control signal glitches occur when switching power to the DP8409.



Mode 3a — All-RAS Automatic Write

Mode 3a is useful at system initialization, when the memory is being cleared (i.e., with all zeroes) in the data field and the corresponding check bits for error detection and correction). This requires writing the same data to each location of memory (every row of each column of each bank). All RAS outputs are activated, as in refresh, and so are CAS and WE. To write to all four banks simultaneously, every row is strobed in each column, in sequence, until data has been written to all locations.

To select this mode, B₁ and B₀ must have previously been set to 00, 01, or 10 in Mode 7, depending on the DRAM size. For example, for 16k DRAMs, B₁ and B₀ are 00. For 64k DRAMs, B₁ and B₀ are 01, so that for the configuration of Figure 1b, the 8 refresh counter bits are strobed by RAS into the 7 row addresses and the ninth column address. After this Automatic-Write process, B₁ and B₀ must be set again in Mode 7 to 00 to set End-Of-Count to 127. For the configuration of Figure 1c, B₁ and B₀ set to 01 will work for Automatic-Write and End-Of-Count equals 255.

In this mode, R \bar{C} is disabled, \overline{WE} is permanently enabled low, and $\overline{CAS_N}$ (RGCK) becomes RGCK. RF II/O goes low whenever the refresh counter is 127, 255, or 511 (as set by End-Of-Count in Mode 7), and the PAs outputs are active.


Referring to Figure 5a, an external 8-bit counter (for 64K DRAMs) with TRI-STATE® outputs is required and must be connected to the column address inputs. It is enabled only during this mode, and is clocked from RF I/O. The DP3409 refresh counter is used to address the rows, and the column address is supplied by the external counter. Every row for each column address is written to in all four banks. At the End-of-Count RF I/O goes low




- ① ↗ RACK GOES LOW
- ② RINFO GOES LOW IF NO HIDDEN REFRESH OCCURRED
- ③ WHILE RACK WAS HIGH
- ④ NEXT RACK STARTS NEXT ACCESS
- ⑤ ↗ P ACKNOWLEDGES REFRESH REQUEST
- ⑥ FORCED REFRESH RACK STARTS AFTER T (>T(RP))
- ⑦ FORCED REFRESH RACK ENDS RESQ
- ⑧ ↗ P REMOVES REFRESH ACKNOWLEDGE

address, the refresh counter address bus and all four RAS address lines into the DRAMs (see § 30ns after RAS goes low). Counter is disabled and the address is enabled onto the address column address is valid, CAS strobing the column address into all four banks takes 400ns, so the total time taken in initializing the 64k DRAMs is $65k \times 400\text{ ns}$ or 26ms. When the system receives the interrupt, the external counter must be permanently disabled. ADS and CAS are interfaced by the system, and the DP8409 mode is changed. The interrupt must then be disabled.

At the end of the last column address, an interrupt is generated from the external counter to let the system know that initialization has been completed. During the entire initialization time, the system can be performing other initialization functions. This approach to memory initialization is both automatic and fast. For instance, if four banks of 64k DRAMs are used, and RGCK is 100ns, a write cycle to the same location in all four banks takes 400ns, so the total time taken in initializing the 64k DRAMs is $65k \times 400\text{ ns}$ or 26ms. When the system receives the interrupt, the external counter must be permanently disabled. ADS and CAS are interfaced by the system, and the DP8409 mode is changed. The interrupt must then be disabled.



a. DP8409 Extra Circuitry Required for All-RAS Auto Write Mode, Mode 3a



Mode 4 — Externally Controlled Access

This mode facilitates externally controlling all access timing parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 6.

Output Address Selection


Refer to Figure 7a. With M2 ($\overline{\text{RFSH}}$) and $\overline{\text{R/C}}$ high, the row address latch contents are transferred to the multiplexed address bus output Q0-Q8, provided $\overline{\text{CS}}$ is set low. The column address latch contents are output after $\overline{\text{R/C}}$ goes low. $\overline{\text{RASIN}}$ can go low after the row addresses have been set up on Q0-Q8. This selects one of the RAS outputs, strobing the row address on the Q outputs into the desired bank of memory. After the row address hold-time of the DRAMs, $\overline{\text{R/C}}$ can go low so that about 40ns later column addresses appear on the Q outputs.

Mode 3b — Externally Controlled All-RAS Write

To select this mode, B1 and B0 must first have been set to 11 in Mode 7. This mode is useful at system initialization, but under processor control. The memory address is provided by the processor, which also performs the incrementing. All four RAS outputs follow $\overline{\text{RASIN}}$ (supplied by the processor), strobing the row address into the DRAMs. $\overline{\text{R/C}}$ can now go low, while $\overline{\text{CASIN}}$ may be used to control CAS (as in the Externally Controlled Access mode) so that CAS strobes the column address contents into the DRAMs. At this time $\overline{\text{WE}}$ should be low, causing the data to be written into all four banks of DRAMs. At the end of the write cycle, the input address is incremented and latched by the DP8409 for the next write cycle. This method is slower than Mode 3a, since the processor must perform the incrementing and accessing. Thus the processor is occupied during RAM initialization, and is not free for other initialization operations. However, initialization sequence timing is under system control, which may provide some system advantage.

Mode 4 — Externally Controlled All-RAS Write

This mode facilitates externally controlling all access timing parameters associated with the DRAMs. The application of modes 0 and 4 are shown in Figure 6.



Automatic CAS Generation

In a normal memory access cycle CAS can be derived from inputs CASIN or R/C. If CASIN is high, then R/C going low switches the address output drivers from rows to columns. CASIN then going low causes CAS to go low approximately 40ns later, allowing CAS to occur at a predictable time (see Figure 7b). For maximum system speed, CASIN can be kept low, since CAS will automatically occur approximately 20ns after the column addresses are valid, or about 60ns after R/C goes low (see Figure 7a). Most DRAMs have a column address set up time before CAS (tASC) of 0ns or -10ns. In other words, a tASC greater than 0ns is safe. This feature reduces timing-skew problems, thereby improving access time of the system.




Figure 7a. Beard Cycle Timeline (Mode 4)

PAPERS

This mode is therefore extremely fast. The external timing is greatly simplified for the memory system designer: the only system signal required is RASIN.

Durchgang

Because R_C and CASIN are not used in this mode, R_C becomes RFCK (refresh clock) and CASIN becomes RGCK (RAS Generator clock). With these two signals it is possible to perform refresh without extra ICs, and without holding up the processor.

One refresh cycle must occur during each refresh clock period and then the refresh address must be incremented to the next refresh cycle. As long as 128 rows are re-

Fast Memory Access

For faster access time, R/\bar{C} can go low a time delay ($t_{APOL} + t_{RAH} - t_{RH_A}$) after RASIN goes low, where RAH is the Row-Address holdtime of the DRAM.


Node 5 – Automatic Access with Hidden Refresh

RASIN should be considered a common read/write strobe. In other words, if the processor is accessing elsewhere (other than the DRAMs) while RFCK is high, the DPBAG will perform a refresh. The refresh counter is enabled to the address outputs whenever CS goes high with RFCK high, and all RAS outputs follow RASIN. If a hidden refresh is taking place as RFCK goes low, the refresh continues. At the start of the hidden refresh, the refresh-request flip-flop is reset so no further refresh can occur until the next RFCK period starts with the positive-going edge of RFCK. Refer to Figure 9.

To determine the probability of a Hidden Refresh occurring, assume each system cycle takes 400 ns and RFCK is high for 8 μ s, then the system has 20 chances to not select the DP3409. If during this time a hidden refresh did not occur, then the DP3409 forces a refresh while RFCK is low, but the system chooses when the refresh takes place. After RFCK goes low, (and the internal-request flip-flop has not been reset), RF I/O goes low indicating that a refresh is requested to the system. Only when the system acknowledges this request by setting M2 (RFSH) low does the DP3409 initiate a forced refresh (which is performed automatically). Refer to Mode 1, and Figure 3. The internal refresh request flip-

Figure 9 illustrates the refresh alternatives in Mode 5. If a hidden refresh has occurred and CS again goes high before RFCK goes low, the chip is deselected. All the control signals go high-impedance high (logic "1") and the address outputs go TRI-STATE® until CS again goes low. This mode (combined with Mode 1) allows very fast access, and automatic refreshing (possibly not even slowing down the system), with no extra ICs. Careful system design can, and should, provide a higher probability of hidden refresh occurring. The duty cycle of RFCK need not be 50 percent; in fact, the low-time should be designed to be a minimum. This is determined by the worst-case time (required by the system) to respond to the command, forced refresh command.

This gives a total typical delay from input address valid to RAS[15:n]; to RAS(27:n); to rows held (50ns); to columns valid (25ns); to CAS(23:n) = 140 ns (that is, 125ns from RAS[N]). All of these typical figures are for






Figure 9. Hidden Refreshing (Mode 5) and Forced Refreshing (Mode 1) Timing




Figure 8a. Modes 5, 6 Timing (CASIN High in Mode 6)

ory Bank Decode

	Enabled RAS _n
RAS ₀	
RAS ₁	
RAS ₂	
RAS ₃	

earlier than t_{CSEL} after $\overline{\text{CS}}$ begins (to meet the precharge time, or t_{RP}) requirements of the DRAM). CAS may then be held low by CASIN to extend the data output valid time from the DRAM to allow the system to read the data. CASIN subsequently going high ends CAS. If this extended CAS is not required, CASIN should be set high in Mode 6.

There is no internal refresh/request flip-flop in this mode, so any refreshing required must be done by entering Mode 0 or Mode 2.

Mode 7 — Set End-of-Count

The End-of-Count can be externally selected in Mode 7, using ADS to strobe in the respective value of B1 and B0 (see Table 3). With B1 and B0 the same EOC is 127; with B1 = 0 and B0 = 1, EOC is 255; and with B1 = 1 and B0 = 0, EOC is 511. This selected value of EOC will be used until the next Mode 7 selection. At power-up the EOC is automatically set to 127 (B1 and B0 set to 1).

Table 3. Mode 7

Bank Select (Strobed by ADS)		End of Count Selected
B1	B0	
0	0	127
0	1	255
1	0	511
1	1	127

similar to Mode 5, but has a sum. It therefore can only be DRAMs (which have a t_{RAH} of 105ns) requiring fast access times.

t_{CK} pin is not used, but CASIN is to allow an extended CAS command. Refer to Figure 8b. Cycle-times where RAS has to be possible before the next RAS

Absolute Maximum Ratings (Note 1)

Supply Voltage, V_{CC}

Storage Temperature Range

Input Voltage

Output Current

Lead Temperature (Soldering, 10 seconds)

V_{CC} = 5.0V ± 5%, 0°C ≤ T_A ≤ 70°C unless otherwise noted (Note 2)

7.0V

-65°C to +150°C

5.5V

150mA

300°C

V_{CC} Supply Voltage

T_A Ambient Temperature

4.75

5.25

+70

°C

Electrical Characteristics V_{CC} = 5.0V ± 5%, 0°C ≤ T_A ≤ 70°C unless otherwise noted (Note 2)

Symbol	Parameter	Conditions		Min.	Typ.	Max.	Units
		Conditions	Min.				
V _C	Input Clamp Voltage	V _{CC} = Min., I _C = -12mA		-0.8	-1.2		V
I _{H1}	Input High Current for ADS, R _C only	V _{IN} = 2.5V		2.0	100		μA
I _{H2}	Input High Current for All Other Inputs*	V _{IN} = 2.5V		1.0	50		μA
I _{RS1}	Output Load Current for RF I/O	V _{IN} = 0.5V, Output High		-1.5	-2.5		mA
I _{GT1}	Output Load Current for RAS, CAS, WE	V _{IN} = 0.5V, Chip Deselect		-1.5	-2.5		mA
I _{L1}	Input Low Current for ADS, R _C only	V _{IN} = 0.5V		-0.1	-1.0		mA
I _{L2}	Input Low Current for All Other Inputs*	V _{IN} = 0.5V		-0.05	-0.5		mA
V _L	Input Low Threshold			0.8			V
V _H	Input High Threshold			2.0			V
V _{OL}	Output Low Voltage*	I _{OL} = 20mA		0.3	0.5		V
V _{O2}	Output Low Voltage for RF I/O	I _{OL} = 10mA		0.3	0.5		V
V _{OH1}	Output High Voltage*	I _{OH} = -1mA		2.4	3.5		V
V _{OH2}	Output High Voltage for RF I/O	I _{OH} = -100μA		2.4	3.5		V
I _{ID}	Output High Drive Current*	V _{OUT} = 0.8V (Note 3)		-200			mA
I _{OD}	Output Low Drive Current*	V _{OUT} = 2.7V (Note 3)		200			mA
I _{OZ}	TRI-STATE® Output Current (Address Outputs)	0.4V ≤ V _{OUT} ≤ 2.7V, CS = 2.0V, Mode 4		-50	1.0	50	μA
I _{CC}	Supply Current	V _{CC} = Max.		250	325		mA

*Except RF I/O output.

Switching Characteristics V_{CC} = 5.0V ± 5%, 0°C ≤ T_A ≤ 70°C unless otherwise noted (Notes 2, 4 and 5). The output load capacitance is typical for 4 banks of 22 DRAMs each or 88 DRAMs including trace capacitance. These values are: Q0-Q8, C_L = 500pF; RAS0-RAS3, C_L = 150pF; WE, C_L = 500pF; CAS, C_L = 600pF, unless otherwise noted. See Figure 11 for test load. Switches S1 and S2 are closed unless otherwise noted, and R1 and R2 are 4.7kΩ unless otherwise noted.

Symbol	Access Parameter	Conditions		Min.	Typ.	Max.	Units
		Conditions	Min.				
t _{RC1}	RASIN to CAS Output Delay (Mode 5)	Figure 8a	95	126	180	185	ns
t _{RC1}	RASIN to CAS Output Delay (Mode 6)	Figures 8a, 8b	80	105	140	160	ns
t _{RC1H}	RASIN to CAS Output Delay (Mode 5)	Figure 8a	40	48	60	70	ns
t _{RC1H}	RASIN to CAS Output Delay (Mode 6)	Figures 8a, 8b	50	63	80	95	ns
t _{RC2D}	RAS to CAS Output Delay (Mode 5)	Figure 8a	98	125	145	145	ns
t _{RC2D}	RAS to CAS Output Delay (Mode 6)	Figures 8a, 8b	78	105	120	120	ns
t _{RC2DH}	RAS to CAS Output Delay (Mode 5)	Figure 8a	27	40	27	40	ns
t _{RC2DH}	RAS to CAS Output Delay (Mode 6)	Figure 8a	40	65	40	65	ns
t _{CC2H}	CASIN to CAS Output Delay (Mode 6)	Figure 8b	40	54	70	80	ns
t _{RAH}	Row Address Hold Time (Mode 5)	Figure 8a	30		30		ns
t _{RAH}	Row Address Hold Time (Mode 6)	Figures 8a, 8b	20		20		ns
t _{TASC}	Column Address Setup Time (Mode 5)	Figure 8a	8		8		ns
t _{TASC}	Column Address Setup Time (Mode 6)	Figures 8a, 8b	6		6		ns
t _{RCV}	RASIN to Column Address Valid	Figure 8a	90	120	90	140	ns




Figure 10. Change in Propagation Delay vs Loading Capacitance
Relative to a 500pF Load

Characteristics (Cont'd)

Switching Characteristics

		8409				8409 - 3				
		Conditions				Conditions				
Parameter		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
Address Valid (Mode 6)	Figures 8a, 8b	75	105	75	120	ns				
Address Valid (Mode 7)	Figures 7a, 7b, 8a, 8b	20	27	35	20	27	40	ns		
Address Valid (Mode 8)	Figures 7a, 7b, 8a, 8b	15	23	32	15	23	37	ns		
Output Low Delay	Figures 7a, 7b, 8a, 8b	25	40	25	46	ns				
Output High Delay	Figures 7a, 7b, 8a, 8b	25	40	25	46	ns				
Address Output Low	Figures 7a, 7b	40	60	40	70	ns				
Address Output High	Figures 7a, 7b	40	60	40	70	ns				
Address to ADS	Figures 7a, 7b, 8a, 8b	15	15	15	15	ns				
Address from ADS	Figures 7a, 7b, 8a, 8b	15	15	15	15	ns				
Address Width	Figures 7a, 7b, 8a, 8b	30	30	30	30	ns				
Address Width	Figure 7b	15	25	30	15	25	35	ns		
Address Width	Figure 7b	15	30	60	15	30	70	ns		
Address Width	Figure 8b	35	35	35	35	ns				
Address Width	Figure 7b	32	41	58	32	41	67	ns		
Address Width	Figure 7b	25	39	50	25	39	60	ns		
Column Address Valid	Figure 7a	40	58	40	67	ns				
Column Address Valid	Figures 7a, 7b	40	58	40	67	ns				
Column Address Valid	Figure 7a	10	10	10	10	ns				
Column Address Select	Figure 7a	100	100	100	100	ns				
Column Address Select	Figure 2	100	100	100	100	ns				
Column Address Select	Figure 2	50	50	50	50	ns				
Column Address Select	Figure 2, 9	35	50	70	35	50	80	ns		
Column Address Select	Figures 2, 9	30	40	55	30	40	65	ns		
Column Address Valid	$\bar{CS} = X$, Figures 2, 3, 4	47	60	-	47	70	ns			
Column Address Valid	Figures 2, 3	45	60	-	45	70	ns			
Column Address Valid	Figures 2, 4	30	55	-	30	55	ns			
Count of Count Low	$C_L = 50\text{pF}$, Figure 2	80	80	-	80	80	ns			
Count of Count High	$C_L = 50\text{pF}$, Figure 2	80	80	-	80	80	ns			
Count of Burst Low	$C_L = 50\text{pF}$, Figure 4	95	95	-	95	95	ns			
End-of-Burst High	$C_L = 50\text{pF}$, Figure 4	75	75	-	75	75	ns			
End-of-Burst High	Figure 2	70	70	-	70	70	ns			
End-of-Burst High	Figure 2	100	100	-	100	100	ns			
Under Outputs All Low	Figure 2	100	100	-	100	100	ns			
Width of RFCK	Figure 9	100	100	-	100	100	ns			
Generator Clock	Figure 3	100	100	-	100	100	ns			
Width Low of RGCK	Figure 3	35	40	-	40	40	ns			
Width High of RGCK	Figure 3	35	40	-	40	40	ns			
Load RFQ Low	$C_L = 50\text{pF}$, Figure 3	20	30	-	20	30	ns			
Load RFQ High	$C_L = 50\text{pF}$, Figure 3	50	75	-	50	75	ns			
S Low	Figure 3	50	65	50	65	95	ns			
S High	Figure 3	40	60	85	40	60	85	ns		
from RFSH RQST (RF I/O)	Figure 3	2T	2T	-	2T	2T	ns			
S High (ending forced RFSH)	See Mode 1 Descrip.	55	80	110	55	80	125	ns		
to RGCK Low (Mode 1)	See Mode 1 Descrip.	35	40	-	40	40	ns			




Figure 11. Output Load Circuit






Figure 12. Waveform

Physical Dimensions (inches/millimeters)



48-Lead Molded Dual-in-Line Package (N)
Order Number DP8409N
or Order Number DP8409N-3
NS Package N48A



48-Lead Dual-In-Line Package (D)
Order Number DP8409D
NS Package D48A

LIFE SUPPORT POLICY

NATIONALS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

DP8409 Multi-Mode Dynamic RAM Controller/Driver

Am9511A

Arithmetic Processor
Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- 2, 3 and 4MHz operation
- Fixed point 16 and 32 bit operations
- Floating point 32 bit operations
- Binary data formats
- Add, Subtract, Multiply and Divide
- Trigonometric and inverse trigonometric functions
- Square roots, logarithms, exponentiation
- Float to fixed and fixed to float conversions
- Stack-oriented operand storage
- DMA or programmed I/O data transfers
- End signal simplifies concurrent processing
- Synchronous/Asynchronous operations
- General purpose 8-bit data bus interface
- Standard 24 pin package
- +12 volt and +5 volt power supplies
- Advanced N-channel silicon gate MOS technology
- 100% MIL-STD-883 reliability assurance testing


GENERAL DESCRIPTION

The Am9511A Arithmetic Processing Unit (APU) is a monolithic MOS/LSI device that provides high performance fixed and floating point arithmetic and a variety of floating point trigonometric and mathematical operations. It may be used to enhance the computational capability of a wide variety of processor-oriented systems.

All transfers, including operand, result, status and command information, take place over an 8-bit bidirectional data bus. Operands are pushed onto an internal stack and a command is issued to perform operations on the data in the stack. Results are then available to be retrieved from the stack, or additional commands may be entered.


Transfers to and from the APU may be handled by the associated processor using conventional programmed I/O, or may be handled by a direct memory access controller for improved performance. Upon completion of each command, the APU issues an end of execution signal that may be used as an interrupt by the CPU to help coordinate program execution.

BLOCK DIAGRAM



MOS-046

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

MOS-047

ORDERING INFORMATION

Package Type	Ambient Temperature	Maximum Clock Frequency		
		2MHz	3MHz	4MHz
Hermetic DIP	0°C ≤ TA ≤ +70°C	Am9511ADC	Am9511A-1DC	Am9511A-4DC
	-40°C ≤ TA ≤ +85°C	Am9511ADI	Am9511A-1DI	
	-55°C ≤ TA ≤ +125°C	Am9511ADM	Am9511A-1DM	

INTERFACE SIGNAL DESCRIPTION

VCC: +5V Power Supply
VDD: +12V Power Supply
VSS: Ground

CLK (Clock, Input)

An external timing source connected to the CLK input provides the necessary clocking. The CLK input can be asynchronous to the RD and WR control signals.

RESET (Reset, Input)

A HIGH on this input causes initialization. Reset terminates any operation in progress, and clears the status register to zero. The internal stack pointer is initialized and the contents of the stack may be affected but the command register is not affected by the reset operation. After a reset the END output will be HIGH, and the SVREQ output will be LOW. For proper initialization, the RESET input must be HIGH for at least five CLK periods following stable power supply voltages and stable clock.

C/D (Command/Data Select, Input)

The C/D input together with the RD and WR inputs determines the type of transfer to be performed on the data bus as follows:

C/D	RD	WR	Function
L	H	L	Push data byte into the stack
L	L	H	Pop data byte from the stack
H	H	L	Enter command byte from the data bus
H	L	H	Read Status
X	L	L	Undefined

L = LOW

H = HIGH

X = DON'T CARE

END (End of Execution, Output)

A LOW on this output indicates that execution of the current command is complete. This output will be cleared HIGH by activating the EACK input LOW or performing any read or write operation or device initialization using the RESET. If EACK is tied LOW, the END output will be a pulse (see EACK description). This is an open drain output and requires a pull up to +5V.

Reading the status register while a command execution is in progress is allowed. However any read or write operation clears the flip-flop that generates the END output. Thus such continuous reading could conflict with internal logic setting the END flip-flop at the completion of command execution.

EACK (End Acknowledge, Input)

This input when LOW makes the END output go LOW. As mentioned earlier LOW on the END output signals completion of a command execution. The END output signal is derived from an internal flip-flop which is clocked at the completion of a command. This flip-flop is clocked to the reset state when EACK is LOW. Consequently, if the EACK is tied LOW, the END output will be a pulse that is approximately one CLK period wide.

SVREQ (Service Request, Output)

A HIGH on this output indicates completion of a command. In this sense this output is same as the END output. However, whether the SVREQ output will go HIGH at the completion of a command or not is determined by a service request bit in the command register. This bit must be 1 for SVREQ to go HIGH. The SVREQ can be cleared (i.e., go LOW) by activating the SVACK input LOW or initializing the device using the RESET.

Also, the SVREQ will be automatically cleared after completion of any command that has the service request bit as 0.

SVACK (Service Acknowledge, Input)

A LOW on this input activates the reset input of the flip-flop generating the SVREQ output. If the SVACK input is permanently tied LOW, it will conflict with the internal setting of the flip-flop to generate the SVREQ output. Thus the SVREQ indication cannot be relied upon if the SVACK is tied LOW.

DB0-DB7 (Bidirectional Data Bus, Input/Output)

These eight bidirectional lines are used to transfer command, status and operand information between the device and the host processor. DB0 is the least significant and DB7 is the most significant bit position. HIGH on the data bus line corresponds to 1 and LOW corresponds to 0.

When pushing operands on the stack using the data bus, the least significant byte must be pushed first and most significant byte last. When popping the stack to read the result of an operation, the most significant byte will be available on the data bus first and the least significant byte will be the last. Moreover, for pushing operands and popping results, the number of transactions must be equal to the proper number of bytes appropriate for the chosen format. Otherwise, the internal byte pointer will not be aligned properly. The Am9511A single precision format requires 2 bytes, double precision and floating-point formats require 4 bytes.

CS (Chip Select, Input)

This input must be LOW to accomplish any read or write operation to the Am9511A.

To perform a write operation data is presented on DB0 through DB7 lines, C/D is driven to an appropriate level and the CS input is made LOW. However, actual writing into the Am9511A cannot start until WR is made LOW. After initiating the write operation by a WR HIGH to LOW transition, the PAUSE output will go LOW momentarily (TPPW).

The WR input can go HIGH after PAUSE goes HIGH. The data lines, C/D input and the CS input can change when appropriate hold time requirements are satisfied. See write timing diagram for details.

To perform a read operation an appropriate logic level is established on the C/D input and CS is made LOW. The Read operation does not start until the RD input goes LOW. PAUSE will go LOW for a period of TPPWR. When PAUSE goes back HIGH again, it indicates that read operation is complete and the required information is available on the DB0 through DB7 lines. This information will remain on the data lines as long as RD input is LOW. The RD input can return HIGH anytime after PAUSE goes HIGH. The CS input and C/D inputs can change anytime after RD returns HIGH. See read timing diagram for details.

RD (Read, Input)

A LOW on this input is used to read information from an internal location and gate that information on to the data bus. The CS input must be LOW to accomplish the read operation. The C/D input determines what internal location is of interest. See C/D, CS input descriptions and read timing diagram for details. If the END output was LOW, performing any read operation will make the END output go HIGH after the HIGH to LOW transition of the RD input (assuming CS is LOW).

WR (Write, Input)

A LOW on this input is used to transfer information from the data bus into an internal location. The CS must be LOW to accomplish the write operation. The C/D determines which internal location is to be written. See C/D, CS input descriptions and write timing diagram for details.

If the END output was LOW, performing any write operation will make the END output go HIGH after the LOW to HIGH transition of the WR input (assuming CS is LOW).

PAUSE (Pause, Output)

This output is a handshake signal used while performing read or write transactions with the Am9511A. A LOW at this output indicates that the Am9511A has not yet completed its information transfer with the host over the data bus. During a read operation, after CS went LOW, the PAUSE will become LOW shortly (TRP) after RD goes LOW. PAUSE will return high only after the data bus contains valid output data. The CS and RD should remain LOW when PAUSE is LOW. The RD may go high anytime after PAUSE goes HIGH. During a write operation, after CS went LOW, the PAUSE will be LOW for a very short duration (TPPWN) after WR goes LOW. Since the minimum of TPPWW is 0, the PAUSE may not go LOW at all for fast devices. WR may go HIGH anytime after PAUSE goes HIGH.

FUNCTIONAL DESCRIPTION

Major functional units of the Am9511A are shown in the block diagram. The Am9511A employs a microprogram controlled stack oriented architecture with 16-bit wide data paths.

The Arithmetic Logic Unit (ALU) receives one of its operands from the Operand Stack. This stack is an 8-word by 16-bit 2-port memory with last in-first out (LIFO) attributes. The second operand to the ALU is supplied by the internal 16-bit bus. In addition to supplying the second operand, this bidirectional bus also carries the results from the output of the ALU when required. Writing into the Operand Stack takes place from this internal 16-bit bus when required. Also connected to this bus are the Constant ROM and Working Registers. The ROM provides the required constants to perform the mathematical operations (Chebyshev Algorithms) while the Working Registers provide storage for the intermediate values during command execution.

Communication between the external world and the Am9511A takes place on eight bidirectional input/output lines DB0 through DB7 (Data Bus). These signals are gated to the internal eight-bit


bus through appropriate interface and buffer circuitry. Multiplexing facilities exist for bidirectional communication between the internal eight and sixteen-bit buses. The Status Register and Command Register are also accessible via the eight-bit bus.

The Am9511A operations are controlled by the microprogram contained in the Control ROM. The Program Counter supplies the microprogram addresses and can be partially loaded from the Command Register. Associated with the Program Counter is the Subroutine Stack where return addresses are held during subroutine calls in the microprogram. The Microinstruction Register holds the current microinstruction being executed. This register facilitates pipelined microprogram execution. The Instruction Decode logic generates various internal control signals needed for the Am9511A operation.

The Interface Control logic receives several external inputs and provides handshake related outputs to facilitate interfacing the Am9511A to microprocessors.

COMMAND FORMAT

Each command entered into the Am9511A consists of a single 8-bit byte having the format illustrated below:



Bits 0-4 select the operation to be performed as shown in the table. Bits 5-6 select the data format for the operation. If bit 5 is a 1, a fixed point data format is specified. If bit 5 is a 0, floating point format is specified. Bit 6 selects the precision of the data to be operated on by fixed point commands (if bit 5 = 0, bit 6 must be 0). If bit 6 is a 1, single-precision (16-bit) operands are indicated; if bit 6 is a 0, double-precision (32-bit) operands are indicated. Results are undefined for all illegal combinations of bits in the command byte. Bit 7 indicates whether a service request is to be issued after the command is executed. If bit 7 is a 1, the service request output (SVREQ) will go high at the conclusion of the command and will remain high until reset by a low level on the service acknowledge pin (SVACK) or until completion of execution of a succeeding command where bit 7 is 0. Each command issued to the Am9511A requests post execution service based upon the state of bit 7 in the command byte. When bit 7 is a 0, SVREQ remains low.

COMMAND SUMMARY

Command Code								Command Mnemonic	Command Description
7	6	5	4	3	2	1	0		
FIXED-POINT 16-BIT									
sr	1	1	0	1	1	0	0	SADD	Add TOS to NOS. Result to NOS. Pop Stack.
sr	1	1	0	1	1	0	1	SSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.
sr	1	1	0	1	1	1	0	SMUL	Multiply NOS by TOS. Lower half of result to NOS. Pop Stack.
sr	1	1	1	0	1	1	0	SMUU	Multiply NOS by TOS. Upper half of result to NOS. Pop Stack.
sr	1	1	0	1	1	1	1	SDIV	Divide NOS by TOS. Result to NOS. Pop Stack.
FIXED-POINT 32-BIT									
sr	0	1	0	1	1	0	0	DADD	Add TOS to NOS. Result to NOS. Pop Stack.
sr	0	1	0	1	1	0	1	DSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.
sr	0	1	0	1	1	1	0	DMUL	Multiply NOS by TOS. Lower half of result to NOS. Pop Stack.
sr	0	1	1	0	1	1	0	DMUU	Multiply NOS by TOS. Upper half of result to NOS. Pop Stack.
sr	0	1	0	1	1	1	1	DDIV	Divide NOS by TOS. Result to NOS. Pop Stack.
FLOATING-POINT 32-BIT									
sr	0	0	1	0	0	0	0	FADD	Add TOS to NOS. Result to NOS. Pop Stack.
sr	0	0	1	0	0	0	1	FSUB	Subtract TOS from NOS. Result to NOS. Pop Stack.
sr	0	0	1	0	0	1	0	FMUL	Multiply NOS by TOS. Result to NOS. Pop Stack.
sr	0	0	1	0	0	1	1	FDIV	Divide NOS by TOS. Result to NOS. Pop Stack.
DERIVED FLOATING-POINT FUNCTIONS									
sr	0	0	0	0	0	0	1	SQRT	Square Root of TOS. Result in TOS.
sr	0	0	0	0	0	1	0	SIN	Sine of TOS. Result in TOS.
sr	0	0	0	0	0	1	1	COS	Cosine of TOS. Result in TOS.
sr	0	0	0	0	1	0	0	TAN	Tangent of TOS. Result in TOS.
sr	0	0	0	0	1	0	1	ASIN	Inverse Sine of TOS. Result in TOS.
sr	0	0	0	0	1	1	0	ACOS	Inverse Cosine of TOS. Result in TOS.
sr	0	0	0	0	1	1	1	ATAN	Inverse Tangent of TOS. Result in TOS.
sr	0	0	0	1	0	0	0	LOG	Common Logarithm (base 10) of TOS. Result in TOS.
sr	0	0	0	1	0	0	1	LN	Natural Logarithm (base e) of TOS. Result in TOS.
sr	0	0	0	1	0	1	0	EXP	Exponential (e^x) of TOS. Result in TOS.
sr	0	0	0	1	0	1	1	PWR	NOS raised to the power in TOS. Result in NOS. Pop Stack.
DATA MANIPULATION COMMANDS									
sr	0	0	0	0	0	0	0	NOP	No Operation
sr	0	0	1	1	1	1	1	FIXS	Convert TOS from floating point to 16-bit fixed point format.
sr	0	0	1	1	1	1	0	FIXD	Convert TOS from floating point to 32-bit fixed point format.
sr	0	0	1	1	1	0	1	FLTS	Convert TOS from 16-bit fixed point to floating point format.
sr	0	0	1	1	1	0	0	FLTD	Convert TOS from 32-bit fixed point to floating point format.
sr	1	1	1	0	1	0	0	CHSS	Change sign of 16-bit fixed point operand on TOS.
sr	0	1	1	0	1	0	0	CHSD	Change sign of 32-bit fixed point operand on TOS.
sr	0	0	1	0	1	0	1	CHSF	Change sign of floating point operand on TOS.
sr	1	1	1	0	1	1	1	PTOS	Push 16-bit fixed point operand on TOS to NOS (Copy)
sr	0	1	1	0	1	1	1	PTOD	Push 32-bit fixed point operand on TOS to NOS. (Copy)
sr	0	0	1	0	1	1	1	PTOF	Push floating point operand on TOS to NOS. (Copy)
sr	1	1	1	1	0	0	0	POPS	Pop 16-bit fixed point operand from TOS. NOS becomes TOS.
sr	0	1	1	1	0	0	0	POPD	Pop 32-bit fixed point operand from TOS. NOS becomes TOS.
sr	0	0	1	1	0	0	0	POPF	Pop floating point operand from TOS. NOS becomes TOS.
sr	1	1	1	1	0	0	1	XCHS	Exchange 16-bit fixed point operands TOS and NOS.
sr	0	1	1	1	0	0	1	XCHD	Exchange 32-bit fixed point operands TOS and NOS.
sr	0	0	1	1	0	0	1	XCHF	Exchange floating point operands TOS and NOS.
sr	0	0	1	1	0	1	0	PUPI	Push floating point constant " π " onto TOS. Previous TOS becomes NOS.

NOTES:

1. TOS means Top of Stack. NOS means Next on Stack.
2. AMD Application Brief "Algorithm Details for the Am9511A APU" provides detailed descriptions of each command function, including data ranges, accuracies, stack configurations, etc.
3. Many commands destroy one stack location (bottom of stack) during development of the result. The derived functions may destroy several stack locations. See Application Brief for details.
4. The trigonometric functions handle angles in radians, not degrees.
5. No remainder is available for the fixed-point divide functions.
6. Results will be undefined for any combination of command coding bits not specified in this table.

COMMAND INITIATION

After properly positioning the required operands on the stack, a command may be issued. The procedure for initiating a command execution is as follows:

1. Enter the appropriate command on the DB0-DB7 lines.
2. Establish HIGH on the C/D input.
3. Establish LOW on the CS input.
4. Establish LOW on the WR input after an appropriate set up time (see timing diagrams).
5. Sometime after the HIGH to LOW level transition of WR input, the PAUSE output will become LOW. After a delay of TPPWW, it will go HIGH to acknowledge the write operation. The WR input can return to HIGH anytime after PAUSE going HIGH. The DB0-DB7, C/D and CS inputs are allowed to change after the hold time requirements are satisfied (see timing diagram).

An attempt to issue a new command while the current command execution is in progress is allowed. Under these circumstances, the PAUSE output will not go HIGH until the current command execution is completed.

OPERAND ENTRY

The Am9511A commands operate on the operands located at the TOS and NOS and results are returned to the stack at NOS and then popped to TOS. The operands required for the Am9511A are one of three formats – single precision fixed-point (2 bytes), double precision fixed-point (4 bytes) or floating-point (4 bytes). The result of an operation has the same format as the operands except for float to fix or fix to float commands.

Operands are always entered into the stack least significant byte first and most significant byte last. The following procedure must be followed to enter operands onto the stack:

1. The lower significant operand byte is established on the DB0-DB7 lines.
2. A LOW is established on the C/D input to specify that data is to be entered into the stack.
3. The CS input is made LOW.
4. After appropriate set up time (see timing diagrams), the WR input is made LOW. The PAUSE output will become LOW.
5. Sometime after this event, the PAUSE will return HIGH to indicate that the write operation has been acknowledged.
6. Anytime after the PAUSE output goes HIGH the WR input can be made HIGH. The DB0-DB7, C/D and CS inputs can change after appropriate hold time requirements are satisfied (see timing diagrams).

The above procedure must be repeated until all bytes of the operand are pushed into the stack. It should be noted that for single precision fixed-point operands 2 bytes should be pushed and 4 bytes must be pushed for double precision fixed-point or floating-point. Not pushing all the bytes of a quantity will result in byte pointer misalignment.

The Am9511A stack can accommodate 8 single precision fixed-point quantities or 4 double precision fixed-point or floating-point quantities. Pushing more quantities than the capacity of the stack will result in loss of data which is usual with any LIFO stack.

DATA REMOVAL

Result from an operation will be available at the TOS. Results can be transferred from the stack to the data bus by reading the stack. When the stack is popped for results, the most significant byte is available first and the least significant byte last. A result is always of the same precision as the operands that produced it

except for format conversion commands. Thus when the result is taken from the stack, the total number of bytes popped out should be appropriate with the precision – single precision results are 2 bytes and double precision and floating-point results are 4 bytes. The following procedure must be used for reading the result from the stack:

1. A LOW is established on the C/D input.
2. The CS input is made LOW.
3. After appropriate set up time (see timing diagrams), the RD input is made LOW. The PAUSE will become LOW.
4. Sometime after this, PAUSE will return HIGH indicating that the data is available on the DB0-DB7 lines. This data will remain on the DB0-DB7 lines as long as the RD input remains LOW.
5. Anytime after PAUSE goes HIGH, the RD input can return HIGH to complete transaction.
6. The CS and C/D inputs can change after appropriate hold time requirements are satisfied (see timing diagram).
7. Repeat this procedure until all bytes appropriate for the precision of the result are popped out.

Reading of the stack does not alter its data; it only adjusts the byte pointer. If more data is popped than the capacity of the stack, the internal byte pointer will wrap around and older data will be read again, consistent with the LIFO stack.

STATUS READ

The Am9511A status register can be read without any regard to whether a command is in progress or not. The only implication that has to be considered is the effect this might have on the END output discussed in the signal descriptions.


The following procedure must be followed to accomplish status register reading.

1. Establish HIGH on the C/D input.
2. Establish LOW on the CS input.
3. After appropriate set up time (see timing diagram) RD input is made LOW. The PAUSE will become LOW.
4. Sometime after the HIGH to LOW transition of RD input, the PAUSE will become HIGH indicating that status register contents are available on the DB0-DB7 lines. The status data will remain on DB0-DB7 as long as RD input is LOW.
5. The RD input can be returned HIGH anytime after PAUSE goes HIGH.
6. The C/D input and CS input can change after satisfying appropriate hold time requirements (see timing diagram).


DATA FORMATS

The Am9511A Arithmetic Processing Unit handles operands in both fixed-point and floating-point formats. Fixed-point operands may be represented in either single (16-bit operands) or double precision (32-bit operands), and are always represented as binary, two's complement values.

16-BIT FIXED-POINT FORMAT



32-BIT FIXED-POINT FORMAT



The sign (positive or negative) of the operand is located in the most significant bit (MSB). Positive values are represented by a sign bit of zero ($S = 0$). Negative values are represented by the two's complement of the corresponding positive value with a sign bit equal to 1 ($S = 1$). The range of values that may be accommodated by each of these formats is $-32,767$ to $-32,767$ for single precision and $-2,147,483,647$ to $-2,147,483,647$ for double precision.

Floating point binary values are represented in a format that permits arithmetic to be performed in a fashion analogous to operations with decimal values expressed in scientific notation.

$$(5.83 \times 10^2)(8.16 \times 10^1) = (4.75728 \times 10^4)$$

In the decimal system, data may be expressed as values between 0 and 10 times 10 raised to a power that effectively shifts the implied decimal point right or left the number of places necessary to express the result in conventional form (e.g., 47,572.8). The value-portion of the data is called the mantissa. The exponent may be either negative or positive.

The concept of floating point notation has both a gain and a loss associated with it. The gain is the ability to represent the significant digits of data with values spanning a large dynamic range limited only by the capacity of the exponent field. For example, in decimal notation if the exponent field is two digits wide, and the mantissa is five digits, a range of values (positive or negative) from 1.0000×10^{-99} to $9.9999 \times 10^{+99}$ can be accommodated. The loss is that only the significant digits of the value can be represented. Thus there is no distinction in this representation between the values 123451 and 123452, for example, since each would be expressed as 1.2345×10^5 . The sixth digit has been discarded. In most applications where the dynamic range of values to be represented is large, the loss of significance, and hence accuracy of results, is a minor consideration. For greater precision a fixed point format could be chosen, although with a loss of potential dynamic range.

The Am9511 is a binary arithmetic processor and requires that floating point data be represented by a fractional mantissa value between .5 and 1 multiplied by 2 raised to an appropriate power. This is expressed as follows:

$$\text{value} = \text{mantissa} \times 2^{\text{exponent}}$$

For example, the value 100.5 expressed in this form is 0.11001001×2^7 . The decimal equivalent of this value may be computed by summing the components (powers of two) of the mantissa and then multiplying by the exponent as shown below:

$$\begin{aligned} \text{value} &= (2^{-1} + 2^{-2} + 2^{-5} + 2^{-8}) \times 2^7 \\ &= (0.5 + 0.25 + 0.03125 + 0.00290625) \times 128 \\ &= 0.78515625 \times 128 \\ &= 100.5 \end{aligned}$$

FLOATING POINT FORMAT

The format for floating-point values in the Am9511A is given below. The mantissa is expressed as a 24-bit (fractional) value; the exponent is expressed as an unbiased two's complement 7-bit value having a range of -64 to $+63$. The most significant bit is the sign of the mantissa ($0 = \text{positive}$, $1 = \text{negative}$), for a total of 32 bits. The binary point is assumed to be to the left of the most significant mantissa bit (bit 23). All floating-point data values must be normalized. Bit 23 must be equal to 1, except for the value zero, which is represented by all zeros.



The range of values that can be represented in this format is $\pm(2.7 \times 10^{-20}$ to $9.2 \times 10^{18})$ and zero.

STATUS REGISTER

The Am9511A contains an eight bit status register with the following bit assignments:

BUSY	SIGN	ZERO	ERROR CODE	CARRY			
7	6	5	4	3	2	1	0

BUSY: Indicates that Am9511A is currently executing a command ($1 = \text{Busy}$).

SIGN: Indicates that the value on the top of stack is negative ($1 = \text{Negative}$).

ZERO: Indicates that the value on the top of stack is zero ($1 = \text{Value is zero}$).

ERROR CODE: This field contains an indication of the validity of the result of the last operation. The error codes are:

0000 – No error

1000 – Divide by zero

0100 – Square root or log of negative number

1100 – Argument of inverse sine, cosine, or e^x too large

XX10 – Underflow

XX01 – Overflow

CARRY: Previous operation resulted in carry or borrow from most significant bit. ($1 = \text{Carry/Borrow}$, $0 = \text{No Carry/No Borrow}$)

If the BUSY bit in the status register is a one, the other status bits are not defined; if zero, indicating not busy, the operation is complete and the other status bits are defined as given above.

Table 1.

Command Mnemonic	Hex Code (sr = 1)	Hex Code (sr = 0)	Execution Cycles	Summary Description
16-BIT FIXED-POINT OPERATIONS				
SADD	EC	6C	16-18	Add TOS to NOS. Result to NOS. Pop Stack.
SSUB	ED	6D	30-32	Subtract TOS from NOS. Result to NOS. Pop Stack.
SMUL	EE	6E	84-94	Multiply NOS by TOS. Lower result to NOS. Pop Stack.
SMUU	F6	76	80-98	Multiply NOS by TOS. Upper result to NOS. Pop Stack.
SDIV	EF	6F	84-94	Divide NOS by TOS. Result to NOS. Pop Stack.
32-BIT FIXED-POINT OPERATIONS				
DADD	AC	2C	20-22	Add TOS to NOS. Result to NOS. Pop Stack.
DSUB	AD	2D	38-40	Subtract TOS from NOS. Result to NOS. Pop Stack.
DMUL	AE	2E	194-210	Multiply NOS by TOS. Lower result to NOS. Pop Stack.
DMUU	B6	36	182-218	Multiply NOS by TOS. Upper result to NOS. Pop Stack.
DDIV	AF	2F	196-210	Divide NOS by TOS. Result to NOS. Pop Stack.
32-BIT FLOATING-POINT PRIMARY OPERATIONS				
FADD	90	10	54-368	Add TOS to NOS. Result to NOS. Pop Stack.
FSUB	91	11	70-370	Subtract TOS from NOS. Result to NOS. Pop Stack.
FMUL	92	12	146-168	Multiply NOS by TOS. Result to NOS. Pop Stack.
FDIV	93	13	154-184	Divide NOS by TOS. Result to NOS. Pop Stack.
32-BIT FLOATING-POINT DERIVED OPERATIONS				
SQRT	81	01	782-870	Square Root of TOS. Result to TOS.
SIN	82	02	3796-4808	Sine of TOS. Result to TOS.
COS	83	03	3840-4878	Cosine of TOS. Result to TOS.
TAN	84	04	4894-5886	Tangent of TOS. Result to TOS.
ASIN	85	05	6230-7938	Inverse Sine of TOS. Result to TOS.
ACOS	86	06	6304-8284	Inverse Cosine of TOS. Result to TOS.
ATAN	87	07	4992-6536	Inverse Tangent of TOS. Result to TOS.
LOG	88	08	4474-7132	Common Logarithm of TOS. Result to TOS.
LN	89	09	4298-6956	Natural Logarithm of TOS. Result to TOS.
EXP	8A	0A	3794-4878	e raised to power in TOS. Result to TOS.
PWR	8B	0B	8290-12032	NOS raised to power in TOS. Result to NOS. Pop Stack.
DATA AND STACK MANIPULATION OPERATIONS				
NOP	80	00	4	No Operation. Clear or set SVREQ.
FIXS	9F	1F	90-214 {	Convert TOS from floating point format to fixed point format.
FIXD	9E	1E	90-336 }	
FLTS	9D	1D	62-156 {	Convert TOS from fixed point format to floating point format.
FLTD	9C	1C	56-342 }	
CHSS	F4	74	22-24 {	Change sign of fixed point operand on TOS.
CHSD	B4	34	26-28 }	
CHSF	95	15	16-20	Change sign of floating point operand on TOS.
PTOS	F7	77	16 {	
PTOD	B7	37	20 }	Push stack. Duplicate NOS in TOS.
PTOF	97	17	20 }	
POPS	F8	78	10 {	
POPD	B8	38	12 }	Pop stack. Old NOS becomes new TOS. Old TOS rotates to bottom.
POPF	98	18	12 }	
XCHS	F9	79	18 {	
XHD	B9	39	26 }	Exchange TOS and NOS.
XCHF	99	19	26 }	
PUPI	9A	1A	16	Push floating point constant π onto TOS. Previous TOS becomes NOS.

COMMAND DESCRIPTIONS

This section contains detailed descriptions of the APU commands. They are arranged in alphabetical order by command mnemonic. In the descriptions, TOS means Top Of Stack and NOS means Next On Stack.

All derived functions except Square Root use Chebyshev polynomial approximating algorithms. This approach is used to help minimize the internal microprogram, to minimize the maximum error values and to provide a relatively even distribution of errors over the data range. The basic arithmetic operations are used by the derived functions to compute the various Chebyshev terms. The basic operations may produce error codes in the status register as a result.

Execution times are listed in terms of clock cycles and may be converted into time values by multiplying by the clock period used. For example, an execution time of 44 clock cy-

cles when running at a 3MHz rate translates to 14 microseconds ($44 \times 32\mu s = 14\mu s$). Variations in execution cycles reflect the data dependency of the algorithms.

In some operations exponent overflow or underflow may be possible. When this occurs, the exponent returned in the result will be 128 greater or smaller than its true value.

Many of the functions use portions of the data stack as scratch storage during development of the results. Thus previous values in those stack locations will be lost. Scratch locations destroyed are listed in the command descriptions and shown with the crossed-out locations in the Stack Contents After diagram.

Table 1 is a summary of all the Am9511A commands. It shows the hex codes for each command, the mnemonic abbreviation, a brief description and the execution time in clock cycles. The commands are grouped by functional classes.

The command mnemonics in alphabetical order are shown below in Table 2.

Table 2.
Command Mnemonics in Alphabetical Order.

ACOS	ARCCOSINE	LOG	COMMON LOGARITHM
ASIN	ARCSINE	LN	NATURAL LOGARITHM
ATAN	ARCTANGENT	NOP	NO OPERATION
CHSD	CHANGE SIGN DOUBLE	POPD	POP STACK DOUBLE
CHSF	CHANGE SIGN FLOATING	POPF	POP STACK FLOATING
CHSS	CHANGE SIGN SINGLE	POPS	POP STACK SINGLE
COS	COSINE	PTOD	PUSH STACK DOUBLE
DADD	DOUBLE ADD	PTOF	PUSH STACK FLOATING
DDIV	DOUBLE DIVIDE	PTOS	PUSH STACK SINGLE
DMUL	DOUBLE MULTIPLY LOWER	PUPI	PUSH π
DMUU	DOUBLE MULTIPLY UPPER	PWR	POWER (X^Y)
DSUB	DOUBLE SUBTRACT	SADD	SINGLE ADD
EXP	EXPONENTIATION (e^X)	SDIV	SINGLE DIVIDE
FADD	FLOATING ADD	SIN	SINE
FDIV	FLOATING DIVIDE	SMUL	SINGLE MULTIPLY LOWER
FIXD	FIX DOUBLE	SMUU	SINGLE MULTIPLY UPPER
FIXS	FIX SINGLE	SQRT	SQUARE ROOT
FLTD	FLOAT DOUBLE	SSUB	SINGLE SUBTRACT
FLTS	FLOAT SINGLE	TAN	TANGENT
FMUL	FLOATING MULTIPLY	XCHD	EXCHANGE OPERANDS DOUBLE
FSUB	FLOATING SUBTRACT	XCHF	EXCHANGE OPERANDS FLOATING
		XCHS	EXCHANGE OPERANDS SINGLE

ACOS

32-BIT FLOATING-POINT INVERSE COSINE

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	0	0	1	1	0
----	---	---	---	---	---	---	---

Hex Coding: 86 with sr = 1

06 with sr = 0

Execution Time: 6304 to 8284 clock cycles


Description:

The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse cosine of A. The result R is a value in radians between 0 and π . Initial operands A, B, C and D are lost. ACOS will accept all input data values within the range of -1.0 to +1.0. Values outside this range will return an error code of 1100 in the status register.

Accuracy: ACOS exhibits a maximum relative error of 2.0×10^{-7} over the valid input data range.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



ASIN

32-BIT FLOATING-POINT INVERSE SINE

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	0	0	1	0	1
----	---	---	---	---	---	---	---

Hex Coding: 85 with sr = 1

05 with sr = 0

Execution Time: 6230 to 7938 clock cycles

Description:


The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse sine of A. The result R is a value in radians between $-\pi/2$ and $+\pi/2$. Initial operands A, B, C and D are lost.

ASIN will accept all input data values within the range of -1.0 to +1.0. Values outside this range will return an error code of 1100 in the status register.

Accuracy: ASIN exhibits a maximum relative error of 4.0×10^{-7} over the valid input data range.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



ATAN

32-BIT FLOATING-POINT INVERSE TANGENT

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	0	0	1	1	1
----	---	---	---	---	---	---	---

Hex Coding: 87 with sr = 1

07 with sr = 0

Execution Time: 4992 to 6536 clock cycles

Description:


The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point inverse tangent of A. The result R is a value in radians between $-\pi/2$ and $+\pi/2$. Initial operands A, C and D are lost. Operand B is unchanged.

ATAN will accept all input data values that can be represented in the floating point format.

Accuracy: ATAN exhibits a maximum relative error of 3.0×10^{-7} over the input data range.

Status Affected: Sign, Zero

STACK CONTENTS



CHSD

32-BIT FIXED-POINT SIGN CHANGE

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	1	1	0	1	0	0
----	---	---	---	---	---	---	---

Hex Coding: B4 with sr = 1

34 with sr = 0

Execution Time: 26 to 28 clock cycles


Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is subtracted from zero. The result R replaces A at the TOS. Other entries in the stack are not disturbed.

Overflow status will be set and the TOS will be returned unchanged when A is input as the most negative value possible in the format since no positive equivalent exists.

Status Affected: Sign, Zero, Error Field (overflow)

STACK CONTENTS



CHSF

32-BIT FLOATING-POINT SIGN CHANGE

Binary Coding:

7	6	5	4	3	2	1	0
sr	0	0	1	0	1	0	1

Hex Coding: 95 with sr = 1

15 with sr = 0

Execution Time: 16 to 20 clock cycles


Description:

The sign of the mantissa of the 32-bit floating-point operand A at the TOS is inverted. The result R replaces A at the TOS. Other stack entries are unchanged.

If A is input as zero (mantissa MSB = 0), no change is made.

Status Affected: Sign, Zero

STACK CONTENTS



CHSS

16-BIT FIXED-POINT SIGN CHANGE

Binary Coding:

7	6	5	4	3	2	1	0
sr	1	1	1	0	1	0	0

Hex Coding: F4 with sr = 1

74 with sr = 0

Execution Time: 22 to 24 clock cycles


Description:

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from zero. The result R replaces A at the TOS. All other operands are unchanged.

Overflow status will be set and the TOS will be returned unchanged when A is input as the most negative value possible in the format since no positive equivalent exists.

Status Affected: Sign, Zero, Overflow

STACK CONTENTS



COS

32-BIT FLOATING-POINT COSINE

Binary Coding:

7	6	5	4	3	2	1	0
sr	0	0	0	0	0	1	1

Hex Coding: 83 with sr = 1

03 with sr = 0

Execution Time: 3840 to 4878 clock cycles

Description:


The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point cosine of A. A is assumed to be in radians. Operands A, C and D are lost. B is unchanged.

The COS function can accept any input data value that can be represented in the data format. All input values are range reduced to fall within an interval of $-\pi/2$ to $+\pi/2$ radians.

Accuracy: COS exhibits a maximum relative error of 5.0×10^{-7} for all input data values in the range of -2π to $+2\pi$ radians.

Status Affected: Sign, Zero

STACK CONTENTS



DADD

32-BIT FIXED-POINT ADD

Binary Coding:

7	6	5	4	3	2	1	0
sr	0	1	0	1	1	0	0

Hex Coding: AC with sr = 1

2C with sr = 0

Execution Time: 20 to 22 clock cycles


Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is added to the 32-bit fixed-point two's complement integer operand B at the NOS. The result R replaces operand B and the Stack is moved up so that R occupies the TOS. Operand B is lost. Operands A, C and D are unchanged. If the addition generates a carry it is reported in the status register.

If the result is too large to be represented by the data format, the least significant 32 bits of the result are returned and overflow status is reported.

Status Affected: Sign, Zero, Carry, Error Field

STACK CONTENTS



DDIV

32-BIT FIXED-POINT DIVIDE

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	1	0	1	1	1	1
----	---	---	---	---	---	---	---

Hex Coding: AF with sr = 1
2F with sr = 0


Execution Time: 196 to 210 clock cycles when A ≠ 0
18 clock cycles when A = 0.

Description:

The 32-bit fixed-point two's complement integer operand B at NOS is divided by the 32-bit fixed-point two's complement integer operand A at the TOS. The 32-bit integer quotient R replaces B and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. Operands C and D are unchanged.

If A is zero, R is set equal to B and the divide-by-zero error status will be reported. If either A or B is the most negative value possible in the format, R will be meaningless and the overflow error status will be reported.

Status Affected: Sign, Zero, Error Field



DMUL

32-BIT FIXED-POINT MULTIPLY, LOWER

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	1	0	1	1	1	0
----	---	---	---	---	---	---	---

Hex Coding: AE with sr = 1
2E with sr = 0


Execution Time: 194 to 210 clock cycles

Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit least significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The most significant half of the product is lost. Operands A and B are lost. Operands C and D are unchanged.

The overflow status bit is set if the discarded upper half was non-zero. If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Overflow



DMUU

32-BIT FIXED-POINT MULTIPLY, UPPER

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	1	1	0	1	1	0
----	---	---	---	---	---	---	---

Hex Coding: B6 with sr = 1
36 with sr = 0


Execution Time: 182 to 218 clock cycles

Description:

The 32-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 32-bit fixed-point two's complement integer operand B at the NOS. The 32-bit most significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands A and B are lost. Operands C and D are unchanged.

If A or B was the most negative value possible in the format, overflow status is set and R is meaningless.

Status Affected: Sign, Zero, Overflow



DSUB

32-BIT FIXED-POINT SUBTRACT

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	1	0	1	1	0	1
----	---	---	---	---	---	---	---

Hex Coding: AD with sr = 1
2D with sr = 0


Execution Time: 38 to 40 clock cycles

Description:

The 32-bit fixed-point two's complement operand A at the TOS is subtracted from the 32-bit fixed-point two's complement operand B at the NOS. The difference R replaces operand B and the stack is moved up so that R occupies the TOS. Operand B is lost. Operands A, C and D are unchanged.

If the subtraction generates a borrow it is reported in the carry status bit. If A is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the data format range, the overflow bit is set and the 32 least significant bits of the result are returned as R.

Status Affected: Sign, Zero, Carry, Overflow



EXP

32-BIT FLOATING-POINT e^x

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	0	1	0	1	0
----	---	---	---	---	---	---	---

Hex Coding: 8A with sr = 1
0A with sr = 0

Execution Time: 3794 to 4878 clock cycles for $|A| \leq 1.0 \times 2^5$
34 clock cycles for $|A| > 1.0 \times 2^5$


Description:

The base of natural logarithms, e, is raised to an exponent value specified by the 32-bit floating-point operand A at the TOS. The result R of e^A replaces A. Operands A, C and D are lost. Operand B is unchanged.

EXP accepts all input data values within the range of $-1.0 \times 2^{+5}$ to $+1.0 \times 2^{+5}$. Input values outside this range will return a code of 1100 in the error field of the status register.

Accuracy: EXP exhibits a maximum relative error of 5.0×10^{-7} over the valid input data range.

Status Affected: Sign, Zero, Error Field



FADD

32-BIT FLOATING-POINT ADD

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	0	0	0	0
----	---	---	---	---	---	---	---

Hex Coding: 90 with sr = 1
10 with sr = 0


Execution Time: 54 to 368 clock cycles for $A \neq 0$
24 clock cycles for $A = 0$

Description:

32-bit floating-point operand A at the TOS is added to 32-bit floating-point operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent alignment before the addition and normalization of the result accounts for the variation in execution time. Exponent overflow and underflow are reported in the status register, in which case the mantissa is correct and the exponent is offset by 128.

Status Affected: Sign, Zero, Error Field



FDIV

32-BIT FLOATING-POINT DIVIDE

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	0	0	1	1
----	---	---	---	---	---	---	---

Hex Coding: 93 with sr = 1
13 with sr = 0


Execution Time: 154 to 184 clock cycles for $A \neq 0$
22 clock cycles for $A = 0$

Description:

32-bit floating-point operand B at NOS is divided by 32-bit floating-point operand A at the TOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

If operand A is zero, R is set equal to B and the divide-by-zero error is reported in the status register. Exponent overflow or underflow is reported in the status register, in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field



FIXD

32-BIT FLOATING-POINT TO 32-BIT FIXED-POINT CONVERSION

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	1	1	1	0
----	---	---	---	---	---	---	---

Hex Coding: 9E with sr = 1
1E with sr = 0


Execution Time: 90 to 336 clock cycles

Description:

32-bit floating-point operand A at the TOS is converted to a 32-bit fixed-point two's complement integer. The result R replaces A. Operands A and D are lost. Operands B and C are unchanged.

If the integer portion of A is larger than 31 bits when converted, the overflow status will be set and A will not be changed. Operand D, however, will still be lost.

Status Affected: Sign, Zero, Overflow



FIXS

32-BIT FLOATING-POINT TO 16-BIT FIXED-POINT CONVERSION

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	1	1	1	1
----	---	---	---	---	---	---	---

Hex Coding: 9F with sr = 1
1F with sr = 0

Execution Time: 90 to 214 clock cycles


Description:

32-bit floating-point operand A at the TOS is converted to a 16-bit fixed-point two's complement integer. The result R replaces the lower half of A and the stack is moved up by two bytes so that R occupies the TOS. Operands A and D are lost. Operands B and C are unchanged, but appear as upper (u) and lower (l) halves on the 16-bit wide stack if they are 32-bit operands.

If the integer portion of A is larger than 15 bits when converted, the overflow status will be set and A will not be changed. Operand D, however, will still be lost.

Status Affected: Sign, Zero, Overflow

STACK CONTENTS



FLTD

32-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	1	1	0	0
----	---	---	---	---	---	---	---

Hex Coding: 9C with sr = 1
1C with sr = 0


Execution Time: 56 to 342 clock cycles

Description:

32-bit fixed-point two's complement integer operand A at the TOS is converted to a 32-bit floating-point number. The result R replaces A at the TOS. Operands A and D are lost. Operands B and C are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



FLTS

16-BIT FIXED-POINT TO 32-BIT FLOATING-POINT CONVERSION

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	1	1	0	1
----	---	---	---	---	---	---	---

Hex Coding: 9D with sr = 1
1D with sr = 0


Execution Time: 62 to 156 clock cycles

Description:

16-bit fixed-point two's complement integer A at the TOS is converted to a 32-bit floating-point number. The lower half of the result R (R_l) replaces A, the upper half (R_u) replaces H and the stack is moved down so that R_u occupies the TOS. Operands A, F, G and H are lost. Operands B, C, D and E are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



FMUL

32-BIT FLOATING-POINT MULTIPLY

7 6 5 4 3 2 1 0

Binary Coding:

sr	0	0	1	0	0	0	1
----	---	---	---	---	---	---	---

Hex Coding: 92 with sr = 1
12 with sr = 0

Execution Time: 146 to 168 clock cycles


Description:

32-bit floating-point operand A at the TOS is multiplied by the 32-bit floating-point operand B at the NOS. The normalized result R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent overflow or underflow is reported in the status register, in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



FSUB

32-BIT FLOATING-POINT SUBTRACTION

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	1	0	0	0	1

Hex Coding: 91 with sr = 1
11 with sr = 0


Execution Time: 70 to 370 clock cycles for A \neq 0
26 clock cycles for A = 0

Description:

32-bit floating-point operand A at the TOS is subtracted from 32-bit floating-point operand B at the NOS. The normalized difference R replaces B and the stack is moved up so that R occupies the TOS. Operands A and B are lost. Operands C and D are unchanged.

Exponent alignment before the subtraction and normalization of the result account for the variation in execution time.
Exponent overflow or underflow is reported in the status register in which case the mantissa portion of the result is correct and the exponent portion is offset by 128.

Status Affected: Sign, Zero, Error Field (overflow)



LOG

32-BIT FLOATING-POINT COMMON LOGARITHM

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	1	0	0	0

Hex Coding: 88 with sr = 1
08 with sr = 0


Execution Time: 4474 to 7132 clock cycles for A > 0
20 clock cycles for A \leq 0

Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point common logarithm (base 10) of A. Operands A, C and D are lost. Operand B is unchanged.
The LOG function accepts any positive input data value that can be represented by the data format. If LOG of a non-positive value is attempted an error status of 0100 is returned.

Accuracy: LOG exhibits a maximum absolute error of 2.0×10^{-7} for the input range from 0.1 to 10, and a maximum relative error of 2.0×10^{-7} for positive values less than 0.1 or greater than 10.

Status Affected: Sign, Zero, Error Field



LN

32-BIT FLOATING-POINT NATURAL LOGARITHM

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	1	0	0	1

Hex Coding: 89 with sr = 1
09 with sr = 0

Execution Time: 4298 to 6956 clock cycles for A > 0
20 clock cycles for A \leq 0


Description:

The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point natural logarithm (base e) of A. Operands A, C and D are lost. Operand B is unchanged.

The LN function accepts all positive input data values that can be represented by the data format. If LN of a non-positive number is attempted an error status of 0100 is returned.

Accuracy: LN exhibits a maximum absolute error of 2×10^{-7} for the input range from e^{-1} to e, and a maximum relative error of 2.0×10^{-7} for positive values less than e^{-1} or greater than e.

Status Affected: Sign, Zero, Error Field



NOP

NO OPERATION

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	0	0	0	0

Hex Coding: 80 with sr = 1
00 with sr = 0

Execution Time: 4 clock cycles

Description:

The NOP command performs no internal data manipulations. It may be used to set or clear the service request interface line without changing the contents of the stack.

Status Affected: The status byte is cleared to all zeroes.

POPD

32-BIT
STACK POP

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	1	1	1	0	0	0

Hex Coding: B8 with sr = 1
38 with sr = 0


Execution Time: 12 clock cycles

Description:

The 32-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged. POPD and POPF execute the same operation.

Status Affected: Sign, Zero

STACK CONTENTS



POPS

16-BIT
STACK POP

	7	6	5	4	3	2	1	0
Binary Coding:	sr	1	1	1	1	0	0	0

Hex Coding: F8 with sr = 1
78 with sr = 0


Execution Time: 10 clock cycles

Description:

The 16-bit stack is moved up so that the old NOS becomes the new TOS. The previous TOS rotates to the bottom of the stack. All operand values are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



POPF

32-BIT
STACK POP

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	1	1	0	0	0

Hex Coding: 98 with sr = 1
18 with sr = 0


Execution Time: 12 clock cycles

Description:

The 32-bit stack is moved up so that the old NOS becomes the new TOS. The old TOS rotates to the bottom of the stack. All operand values are unchanged. POPF and POPD execute the same operation.

Status Affected: Sign, Zero

STACK CONTENTS



PTOD

PUSH 32-BIT
TOS ONTO STACK

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	1	1	0	1	1	1

Hex Coding: B7 with sr = 1
37 with sr = 0


Execution Time: 20 clock cycles

Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOD and PTOF execute the same operation.

Status Affected: Sign, Zero

STACK CONTENTS



PTOF

PUSH 32-BIT
TOS ONTO STACK

7	6	5	4	3	2	1	0
sr	0	0	1	0	1	1	1

Hex Coding: 97 with sr = 1

17 with sr = 0


Execution Time: 20 clock cycles

Description:

The 32-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand D is lost. All other operand values are unchanged. PTOF and PTOD execute the same operation.

Status Affected: Sign, Zero

STACK CONTENTS



PUPI

PUSH 32-BIT
FLOATING-POINT π

7	6	5	4	3	2	1	0
sr	0	0	1	1	0	1	0

Hex Coding: 9A with sr = 1

1A with sr = 0


Execution Time: 16 clock cycles

Description:

The 32-bit stack is moved down so that the previous TOS occupies the new NOS location. 32-bit floating-point constant π is entered into the new TOS location. Operand D is lost. Operands A, B and C are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



PTOS

PUSH 16-BIT
TOS ONTO STACK

7	6	5	4	3	2	1	0
sr	1	1	1	0	1	1	1

Hex Coding: F7 with sr = 1

77 with sr = 0


Execution Time: 16 clock cycles

Description:

The 16-bit stack is moved down and the previous TOS is copied into the new TOS location. Operand H is lost and all other operand values are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



PWR

32-BIT
FLOATING-POINT X^Y

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	1	0	1	1

Hex Coding: 8B with sr = 1
0B with sr = 0

Execution Time: 8290 to 12032 clock cycles

Description:

32-bit floating-point operand B at the NOS is raised to the power specified by the 32-bit floating-point operand A at the TOS. The result R of B^A replaces B and the stack is moved up so that R occupies the TOS. Operands A, B, and D are lost. Operand C is unchanged.


The PWR function accepts all input data values that can be represented in the data format for operand A and all positive values for operand B. If operand B is non-positive an error status of 0100 will be returned. The EXP and LN functions are used to implement PWR using the relationship $B^A = \text{EXP} [A(\text{LN } B)]$. Thus if the term $[A(\text{LN } B)]$ is outside the range of $-1.0 \times 2^{+5}$ to $+1.0 \times 2^{+5}$ an error status of 1100 will be returned. Underflow and overflow conditions can occur.

Accuracy: The error performance for PWR is a function of the LN and EXP performance as expressed by:
 $|(\text{Relative Error})_{\text{PWR}}| = |(\text{Relative Error})_{\text{EXP}}| + |A(\text{Absolute Error})_{\text{LN}}|$

The maximum relative error for PWR occurs when A is at its maximum value while $[A(\text{LN } B)]$ is near 1.0×2^5 and the EXP error is also at its maximum. For most practical applications the relative error for PWR will be less than 7.0×10^{-7} .

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



SADD

16-BIT
FIXED-POINT ADD

	7	6	5	4	3	2	1	0
Binary Coding:	sr	1	1	0	1	1	0	0

Hex Coding: EC with sr = 1
6C with sr = 0

Execution Time: 16 to 18 clock cycles


Description:

16-bit fixed-point two's complement integer operand A at the TOS is added to 16-bit fixed-point two's complement integer operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.

If the addition generates a carry bit it is reported in the status register. If an overflow occurs it is reported in the status register and the 16 least significant bits of the result are returned.

Status Affected: Sign, Zero, Carry, Error Field

STACK CONTENTS



SDIV

16-BIT
FIXED-POINT DIVIDE

	7	6	5	4	3	2	1	0
Binary Coding:	sr	1	1	0	1	1	1	1

Hex Coding: EF with sr = 1
6F with sr = 0

Execution Time: 84 to 94 clock cycles for A \neq 0
14 clock cycles for A = 0


Description:

16-bit fixed-point two's complement integer operand B at the NOS is divided by 16-bit fixed-point two's complement integer operand A at the TOS. The 16-bit integer quotient R replaces B and the stack is moved up so that R occupies the TOS. No remainder is generated. Operands A and B are lost. All other operands are unchanged.

If A is zero, R will be set equal to B and the divide-by-zero error status will be reported.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



SIN

32-BIT
FLOATING-POINT SINE

	7	6	5	4	3	2	1	0
Binary Coding:	sr	0	0	0	0	0	1	0

Hex Coding: 82 with sr = 1
02 with sr = 0

Execution Time: 3796 to 4808 clock cycles for $|A| > 2^{-12}$ radians
30 clock cycles for $|A| \leq 2^{-12}$ radians

Description:


The 32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point sine of A. A is assumed to be in radians. Operands A, C and D are lost. Operand B is unchanged.

The SIN function will accept any input data value that can be represented by the data format. All input values are range reduced to fall within the interval $-\pi/2$ to $+\pi/2$ radians.

Accuracy: SIN exhibits a maximum relative error of 5.0×10^{-7} for input values in the range of -2π to $+2\pi$ radians.

Status Affected: Sign, Zero

STACK CONTENTS



SMUL

16-BIT FIXED-POINT
MULTIPLY, LOWER

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

Binary Coding:

sr	1	1	0	1	1	1	0
----	---	---	---	---	---	---	---

Hex Coding: EE with sr = 1
6E with sr = 0

Execution Time: 84 to 94 clock cycles

Description:

16-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 16-bit fixed-point two's complement integer operand B at the NOS. The 16-bit least significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The most significant half of the product is lost. Operands A and B are lost. All other operands are unchanged. The overflow status bit is set if the discarded upper half was non-zero. If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Error Field

SMUU

16-BIT FIXED-POINT
MULTIPLY, UPPER

7	6	5	4	3	2	1	0
---	---	---	---	---	---	---	---

Binary Coding:

sr	1	1	1	0	1	1	0
----	---	---	---	---	---	---	---

Hex Coding: F6 with sr = 1
76 with sr = 0

Execution Time: 80 to 98 clock cycles


Description:

16-bit fixed-point two's complement integer operand A at the TOS is multiplied by the 16-bit fixed-point two's complement integer operand B at the NOS. The 16-bit most significant half of the product R replaces B and the stack is moved up so that R occupies the TOS. The least significant half of the product is lost. Operands A and B are lost. All other operands are unchanged.


If either A or B is the most negative value that can be represented in the format, that value is returned as R and the overflow status is set.

Status Affected: Sign, Zero, Error Field

STACK CONTENTS



STACK CONTENTS



SQRT

32-BIT FLOATING-POINT SQUARE ROOT

7 6 5 4 3 2 1 0

Binary Coding: sr | 0 | 0 | 0 | 0 | 0 | 0 | 1

Hex Coding: 81 with sr = 1
01 with sr = 0


Execution Time: 782 to 870 clock cycles

Description:

32-bit floating-point operand A at the TOS is replaced by R, the 32-bit floating-point square root of A. Operands A and D are lost. Operands B and C are not changed.

SQRT will accept any non-negative input data value that can be represented by the data format. If A is negative an error code of 0100 will be returned in the status register.

Status Affected: Sign, Zero, Error Field



SSUB

16-BIT FIXED-POINT SUBTRACT

7 6 5 4 3 2 1 0

Binary Coding: sr | 1 | 1 | 0 | 1 | 1 | 0 | 1

Hex Coding: ED with sr = 1
6D with sr = 0


Execution Time: 30 to 32 clock cycles

Description:

16-bit fixed-point two's complement integer operand A at the TOS is subtracted from 16-bit fixed-point two's complement integer operand B at the NOS. The result R replaces B and the stack is moved up so that R occupies the TOS. Operand B is lost. All other operands are unchanged.

If the subtraction generates a borrow it is reported in the carry status bit. If A is the most negative value that can be represented in the format the overflow status is set. If the result cannot be represented in the format range, the overflow status is set and the 16 least significant bits of the result are returned as R.

Status Affected: Sign, Zero, Carry, Error Field



TAN

32-BIT FLOATING-POINT TANGENT

7 6 5 4 3 2 1 0

Binary Coding: sr | 0 | 0 | 0 | 0 | 1 | 0 | 0

Hex Coding: 84 with sr = 1
04 with sr = 0

Execution Time: 4894 to 5886 clock cycles for $|A| > 2^{-12}$ radians
30 clock cycles for $|A| \leq 2^{-12}$ radians


Description:

The 32-bit floating-point operand A at the TOS is replaced by the 32-bit floating-point tangent of A. Operand A is assumed to be in radians. A, C and D are lost. B is unchanged.

The TAN function will accept any input data value that can be represented in the data format. All input data values are range-reduced to fall within $-\pi/4$ to $+\pi/4$ radians. TAN is unbounded for input values near odd multiples of $\pi/2$ and in such cases the overflow bit is set in the status register. For angles smaller than 2^{-12} radians, TAN returns A as the tangent of A.

Accuracy: TAN exhibits a maximum relative error of 5.0×10^{-7} for input data values in the range of -2π to $+2\pi$ radians except for data values near odd multiples of $\pi/2$.

Status Affected: Sign, Zero, Error Field (overflow)



XCHD

EXCHANGE 32-BIT STACK OPERANDS

7 6 5 4 3 2 1 0

Binary Coding: sr | 0 | 1 | 1 | 1 | 0 | 0 | 1


Hex Coding: B9 with sr = 1
39 with sr = 0

Execution Time: 26 clock cycles

Description:

32-bit operand A at the TOS and 32-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operands are unchanged. XCHD and XCHF execute the same operation.

Status Affected: Sign, Zero



XCHF

EXCHANGE 32-BIT STACK OPERANDS

7	6	5	4	3	2	1	0
sr	0	0	1	1	0	0	1

Hex Coding: 99 with sr = 1

19 with sr = 0


Execution Time: 26 clock cycles

Description:

32-bit operand A at the TOS and 32-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operands are unchanged. XCHD and XCHF execute the same operation.

Status Affected: Sign, Zero

STACK CONTENTS



XCHS

EXCHANGE 16-BIT STACK OPERANDS

7	6	5	4	3	2	1	0
sr	1	1	1	1	0	0	1

Hex Coding: F9 with sr = 1

79 with sr = 0


Execution Time: 18 clock cycles

Description:

16-bit operand A at the TOS and 16-bit operand B at the NOS are exchanged. After execution, B is at the TOS and A is at the NOS. All operand values are unchanged.

Status Affected: Sign, Zero

STACK CONTENTS



MAXIMUM RATINGS beyond which useful life may be impaired

Storage Temperature	-65°C to +150°C
Ambient Temperature Under Bias	-55°C to +125°C
VDD with Respect to VSS	-0.5V to +15.0V
VCC with Respect to VSS	-0.5V to +7.0V
All Signal Voltages with Respect to VSS	-0.5V to +7.0V
Power Dissipation (Package Limitation)	2.0W

The products described by this specification include internal circuitry designed to protect input devices from damaging accumulations of static charge. It is suggested, nevertheless, that conventional precautions be observed during storage, handling and use in order to avoid exposure to excessive voltages.

OPERATING RANGE

Part Number	Ambient Temperature	VSS	VCC	VDD
Am9511ADC	0°C ≤ TA ≤ 70°C	0V	+5.0V ±5%	+12V ±5%
Am9511A-1DC	0°C ≤ TA ≤ 70°C	0V	+5.0V ±5%	+12V ±5%
Am9511A-4DC	0°C ≤ TA ≤ 70°C	0V	+5.0V ±5%	+12V ±5%
Am9511ADI	-40°C ≤ TA ≤ 85°C	0V	+5.0V ±10%	+12V ±10%
Am9511A-1DI	-40°C ≤ TA ≤ 85°C	0V	+5.0V ±10%	+12V ±10%
Am9511ADM	-55°C ≤ TA ≤ 125°C	0V	+5.0V ±10%	+12V ±10%
Am9511A-1DM	-55°C ≤ TA ≤ 125°C	0V	+5.0V ±10%	+12V ±10%

ELECTRICAL CHARACTERISTICS Over Operating Range (Note 1)

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
VOH	Output HIGH Voltage	IOH = -200µA	3.7			Volts
VOL	Output LOW Voltage	IOL = 3.2mA			0.4	Volts
VIH	Input HIGH Voltage		2.0		VCC	Volts
	Input LOW Voltage		-0.5		0.8	Volts
IIX	Input Load Current	VSS ≤ VI ≤ VCC			±10	µA
IOZ	Data Bus Leakage	VO = 0.4V			10	µA
		VO = VCC			10	
ICC	VCC Supply Current	TA = +25°C		50	90	mA
		TA = 0°C			95	
		TA = -55°C			100	
IDD	VDD Supply Current	TA = +25°C		50	90	mA
		TA = 0°C			95	
		TA = -55°C			100	
CO	Output Capacitance	fc = 1.0MHz, Inputs = 0V		8	10	pF
CI	Input Capacitance			5	8	pF
CIO	I/O Capacitance			10	12	pF


SWITCHING CHARACTERISTICS

Parameters	Description	Am9511A		Am9511A-1		Am9511A-4		Units
		Min	Max	Min	Max	Min	Max	
TAPW	EACK LOW Pulse Width	100		75		50		ns
TCDR	C/D to RD LOW Set-up Time	0		0		0		ns
TCDW	C/D to WR LOW Set-up Time	0		0		0		ns
TCPH	Clock Pulse HIGH Width	200		140		100		ns
TCPL	Clock Pulse LOW Width	240		160		120		ns
TCSR	CS LOW to RD LOW Set-up Time	0		0		0		ns
TCSW	CS LOW to WR LOW Set-up Time	0		0		0		ns
TCY	Clock Period	480	5000	320	3300	250	2500	ns
TDW	Data Bus Stable to WR HIGH Set-up Time	150		100 (Note 9)		100		ns
TEAE	EACK LOW to END HIGH Delay		200		175		150	ns
TEPW	END LOW Pulse Width (Note 4)	400		300		200		ns
TOP	Data Bus Output Valid to PAUSE HIGH Delay	0		0		0		ns
TPPWR	PAUSE LOW Pulse Width Read (Note 5)	Data	3.5TCY+50	5.5TCY+300	3.5TCY+50	5.5TCY+200	3.5TCY+50	5.5TCY+200
		Status	1.5TCY+50	3.5TCY+300	1.5TCY+50	3.5TCY+200	1.5TCY+50	3.5TCY+200
TPPWW	PAUSE LOW Pulse Width Write (Note 8)			50		50		50
TPR	PAUSE HIGH to RD HIGH Hold Time	0		0		0		ns
TPW	PAUSE HIGH to WR HIGH Hold Time	0		0		0		ns
TRCD	RD HIGH to C/D Hold Time	0		0		0		ns
TRCS	RD HIGH to CS HIGH Hold Time	0		0		0		ns
TRO	RD LOW to Data Bus ON Delay	50		50		25		ns
TRP	RD LOW to PAUSE LOW Delay (Note 6)		150		100 (Note 9)		100	ns
TRZ	RD HIGH to Data Bus OFF Delay	50	200	50	150	25	100	ns
TSAPW	SVACK LOW Pulse Width	100		75		50		ns
TSAR	SVACK LOW to SVREQ LOW Delay		300		200		150	ns
TWCD	WR HIGH to C/D Hold Time	60		30		30		ns
TWCS	WR HIGH to CS HIGH Hold Time	60		30		30		ns
TWD	WR HIGH to Data Bus Hold Time	20		20		20		ns
TWI	Write Inactive Time	Command	3TCY		3TCY		3TCY	ns
		Data	4TCY		4TCY		4TCY	
TWP	WR LOW to PAUSE LOW Delay (Note 6)		150		100 (Note 9)		100	ns

- Notes:
1. Typical values are for $T_A = 25^\circ\text{C}$, nominal supply voltages and nominal processing parameters.
 2. Switching parameters are listed in alphabetical order.
 3. Test conditions assume transition times of 20ns or less, output loading of one TTL gate plus 100pF and timing reference levels of 0.8V and 2.0V.
 4. END low pulse width is specified for EACK tied to VSS. Otherwise TEAE applies.
 5. Minimum values shown assume no previously entered command is being executed for the data access. If a previously entered command is being executed, PAUSE LOW Pulse Width is the time to complete execution plus the time shown. Status may be read at any time without exceeding the time shown.
 6. PAUSE is pulled low for both command and data operations.
 7. TEX is the execution time of the current command (see the Command Execution Times table).
 8. PAUSE low pulse width is less than 50ns when writing into the data port or the control port as long as the duty requirement (TWI) is observed and no previous command is being executed. TWI may be safely violated up to 500ns as long as the extended TPPWW that results is observed. If a previously entered command is being executed, PAUSE LOW Pulse Width is the time to complete execution plus the time shown.
 9. 150ns for the Am9511A-1DM.


SWITCHING WAVEFORMS

READ OPERATIONS



MOS-048

WRITE OPERATIONS



MOS-049

APPLICATION INFORMATION

The diagram in Figure 2 shows the interface connections for the Am9511A APU with operand transfers handled by an Am9517 DMA controller, and CPU coordination handled by an Am9519 Interrupt Controller. The APU interrupts the CPU to indicate that a command has been completed. When the performance enhancements provided by the DMA and Interrupt

operations are not required, the APU interface can be simplified as shown in Figure 1. The Am9511A APU is designed with a general purpose 8-bit data bus and interface control so that it can be conveniently used with any general 8-bit processor.




Figure 1. Am9511A Minimum Configuration Example.

MOS-050





Figure 2. Am9511A High Performance Configuration Example.

MOS-051

PHYSICAL DIMENSIONS
Dual-In-Line

24-Pin Side-Brazed



The International Standard of Quality guarantees these electrical AQLs on all parameters over the operating temperature range: 0.1% on MOS RAMs & ROMs; 0.2% on Bipolar Logic & Interface; 0.3% on Linear, LSI Logic & other memories.



**ADVANCED
MICRO
DEVICES**

901 Thompson Place
P.O. BOX 453
Sunnyvale, California 94086

(408) 732-2400
TWX: 910-339-9280
TELEX: 34-6306
TOLL FREE: (800) 538-8450

© 1982 Advanced Micro Devices, Inc.
Printed in U.S.A. 3/82 MMC-1892